5秒后页面跳转
DM74S251J PDF预览

DM74S251J

更新时间: 2024-11-29 13:07:23
品牌 Logo 应用领域
美国国家半导体 - NSC 复用器
页数 文件大小 规格书
6页 118K
描述
暂无描述

DM74S251J 数据手册

 浏览型号DM74S251J的Datasheet PDF文件第2页浏览型号DM74S251J的Datasheet PDF文件第3页浏览型号DM74S251J的Datasheet PDF文件第4页浏览型号DM74S251J的Datasheet PDF文件第5页浏览型号DM74S251J的Datasheet PDF文件第6页 
June 1989  
DM54S251/DM74S251 TRI-STATE 1 of 8 Line  
É
Data Selector/Multiplexer  
General Description  
Features  
Y
TRI-STATE version of S151  
These data selectors/multiplexers contain full on-chip bina-  
ry decoding to select one-of-eight data sources, and feature  
a strobe-controlled TRI-STATE output. The strobe must be  
at a low logic level to enable these devices. The TRI-STATE  
outputs permit direct connection to a common bus. When  
the strobe input is high, both outputs are in a high-imped-  
ance state in which both the upper and lower transistors of  
each totem pole output are off, and the output neither drives  
nor loads the bus significantly. When the strobe is low, the  
outputs are activated and operate as standard TTL totem-  
pole outputs.  
Y
Interface directly with system bus  
Y
Perform parallel-to-serial conversion  
Y
Permit multiplexing from N-lines to one line  
Y
Complementary outputs provide true and inverted data  
Max no. of common outputs  
54S 39  
Y
74S 129  
Y
Y
Typical propagation delay time (D to Y) 8 ns  
Typical power dissipation 275 mW  
To minimize the possibility that two outputs will attempt to  
take a common bus to opposite logic levels, the output con-  
trol circuitry is designed so that the average output disable  
time is shorter than the average output enable time.  
Connection Diagram  
Function Table  
Inputs  
Select  
Outputs  
Strobe  
S
Y
W
C
B
A
X
L
X
L
X
L
H
L
L
L
L
L
L
L
L
Z
Z
D0  
D1  
D2  
D3  
D4  
D5  
D6  
D7  
D0  
D1  
D2  
D3  
D4  
D5  
D6  
D7  
L
L
H
L
L
H
H
L
L
H
L
H
H
H
H
L
H
L
H
H
H
e
e
Low Logic Level  
H
X
High Logic Level, L  
e
e
High Impedance (Off)  
Don’t Care, Z  
e
D0, D1 . . . D7  
The Level of the respective D input  
TL/F/6480–1  
Order Number DM54S251J or DM74S251N  
See NS Package Number J16A or N16E  
TRI-STATEÉ is a registered trademark of National Semiconductor Corporation.  
C
1995 National Semiconductor Corporation  
TL/F/6480  
RRD-B30M105/Printed in U. S. A.  

与DM74S251J相关器件

型号 品牌 获取价格 描述 数据表
DM74S251J/A+ ETC

获取价格

8-Input Digital Multiplexer
DM74S251N NSC

获取价格

IC S SERIES, 8 LINE TO 1 LINE MULTIPLEXER, COMPLEMENTARY OUTPUT, PDIP16, PLASTIC, DIP-16,
DM74S251N TI

获取价格

S SERIES, 8 LINE TO 1 LINE MULTIPLEXER, COMPLEMENTARY OUTPUT, PDIP16, PLASTIC, DIP-16
DM74S251N/A+ ETC

获取价格

8-Input Digital Multiplexer
DM74S251N/B+ ETC

获取价格

8-Input Digital Multiplexer
DM74S253 FAIRCHILD

获取价格

Dual 3-STATE 1-of-4 Line Data Selector/Multiplexer
DM74S253J/A+ ETC

获取价格

4-Input Digital Multiplexer
DM74S253N FAIRCHILD

获取价格

Dual 3-STATE 1-of-4 Line Data Selector/Multiplexer
DM74S253N/A+ ETC

获取价格

4-Input Digital Multiplexer
DM74S253N/B+ ETC

获取价格

4-Input Digital Multiplexer