5秒后页面跳转
DM74ALS646WM_NL PDF预览

DM74ALS646WM_NL

更新时间: 2024-11-06 13:07:23
品牌 Logo 应用领域
飞兆/仙童 - FAIRCHILD 总线收发器
页数 文件大小 规格书
6页 60K
描述
暂无描述

DM74ALS646WM_NL 数据手册

 浏览型号DM74ALS646WM_NL的Datasheet PDF文件第2页浏览型号DM74ALS646WM_NL的Datasheet PDF文件第3页浏览型号DM74ALS646WM_NL的Datasheet PDF文件第4页浏览型号DM74ALS646WM_NL的Datasheet PDF文件第5页浏览型号DM74ALS646WM_NL的Datasheet PDF文件第6页 
October 1986  
Revised June 2001  
DM74ALS646  
Octal 3-STATE Bus Transceiver and Register  
General Description  
Features  
This device incorporates an octal bus transceiver and an  
octal D-type register configured to enable multiplexed  
transmission of data from bus to bus or internal register to  
bus.  
Switching specifications at 50 pF  
Switching specifications guaranteed over full tempera-  
ture and VCC range  
Advanced oxide-isolated, ion-implanted Schottky TTL  
This bus transceiver features totem-pole 3-STATE outputs  
designed specifically for driving highly-capacitive or rela-  
tively low-impedance loads. The high-impedance state and  
increased high-logic level drive provides this device with  
the capability of being connected directly to and driving the  
bus lines in a bus-organized system without the need for  
interface or pull-up components. They are particularly  
attractive for implementing buffer registers, I/O ports, bidi-  
rectional bus drivers, and working registers.  
process  
3-STATE buffer outputs drive bus lines directly  
Multiplexed real-time and stored data  
Independent registers for A and B buses  
The registers in the DM74ALS646 are edge-triggered D-  
type flip-flops. On the positive transition of the clock (CAB  
or CBA), the input bus data is stored into the appropriate  
register. The CAB input controls the transfer of data into  
the A register and the CBA input controls the B register.  
The SAB and SBA control pins are provided to select  
whether real-time data or stored data is transferred. A LOW  
input level selects real-time data, and a HIGH level selects  
stored data. The select controls have a “make before  
break” configuration to eliminate a glitch which would nor-  
mally occur in a typical multiplexer during the transition  
between store and real-time data.  
The enable G and direction control pins provide four modes  
of operation: real-time data transfer from bus A to B, real-  
time data transfer from bus B to A, real-time bus A and/or B  
data transfer to internal storage, or internally stored data  
transfer to bus A or B.  
When the enable G pin is LOW, the direction pin selects  
which bus receives data. When the enable G pin is HIGH,  
both buses become disabled yet their input function is still  
enabled.  
Ordering Code  
Order Number Package Number  
Package Description  
DM74ALS646WM  
DM74ALS646NT  
M24B  
N24C  
24-Lead Small Outline Integrated Circuit (SOIC), JEDEC MS-013, 0.300" Wide  
24-Lead Plastic Dual-In-Line Package (PDIP), JEDEC MS-001, 0.300" Wide  
Devices also available in Tape and Reel. Specify by appending the suffix letter Xto the ordering code.  
© 2001 Fairchild Semiconductor Corporation  
DS009172  
www.fairchildsemi.com  

与DM74ALS646WM_NL相关器件

型号 品牌 获取价格 描述 数据表
DM74ALS646WMX ETC

获取价格

Single 8-bit Bus Transceiver
DM74ALS648N ROCHESTER

获取价格

Registered Bus Transceiver, ALS Series, 1-Func, 8-Bit, Inverted Output, TTL, PDIP24, PLAST
DM74ALS648N TI

获取价格

ALS SERIES, 8-BIT REGISTERED TRANSCEIVER, INVERTED OUTPUT, PDIP24, PLASTIC, DIP-24
DM74ALS648N NSC

获取价格

IC ALS SERIES, 8-BIT REGISTERED TRANSCEIVER, INVERTED OUTPUT, PDIP24, PLASTIC, DIP-24, Bus
DM74ALS648N/A+ ETC

获取价格

Single 8-Bit Inverting Bus Transceiver
DM74ALS648N/B+ ETC

获取价格

Single 8-Bit Inverting Bus Transceiver
DM74ALS648NT ROCHESTER

获取价格

Registered Bus Transceiver,
DM74ALS648NT TI

获取价格

IC,BUS TRANSCEIVER,SINGLE,8-BIT,ALS-TTL,DIP,24PIN,PLASTIC
DM74ALS648NT/A+ ETC

获取价格

Single 8-Bit Inverting Bus Transceiver
DM74ALS648WM ROCHESTER

获取价格

Registered Bus Transceiver, ALS Series, 1-Func, 8-Bit, Inverted Output, TTL, PDSO24, 0.300