5秒后页面跳转
DM74ALS564AWMX PDF预览

DM74ALS564AWMX

更新时间: 2024-11-03 23:47:31
品牌 Logo 应用领域
飞兆/仙童 - FAIRCHILD 总线驱动器总线收发器触发器逻辑集成电路光电二极管
页数 文件大小 规格书
6页 62K
描述
Octal D-Type Flip-Flop

DM74ALS564AWMX 技术参数

是否Rohs认证: 符合生命周期:Obsolete
零件包装代码:SOIC包装说明:0.300 INCH, MS-013, SOIC-20
针数:20Reach Compliance Code:unknown
风险等级:5.46Is Samacsys:N
系列:ALSJESD-30 代码:R-PDSO-G20
JESD-609代码:e3长度:12.8 mm
逻辑集成电路类型:BUS DRIVER最大频率@ Nom-Sup:30000000 Hz
最大I(ol):0.024 A湿度敏感等级:1
位数:8功能数量:1
端口数量:2端子数量:20
最高工作温度:70 °C最低工作温度:
输出特性:3-STATE输出极性:INVERTED
封装主体材料:PLASTIC/EPOXY封装代码:SOP
封装等效代码:SOP20,.4封装形状:RECTANGULAR
封装形式:SMALL OUTLINE包装方法:TAPE AND REEL
峰值回流温度(摄氏度):260电源:5 V
最大电源电流(ICC):30 mA传播延迟(tpd):14 ns
认证状态:Not Qualified座面最大高度:2.65 mm
子类别:FF/Latches最大供电电压 (Vsup):5.5 V
最小供电电压 (Vsup):4.5 V标称供电电压 (Vsup):5 V
表面贴装:YES技术:TTL
温度等级:COMMERCIAL端子面层:Matte Tin (Sn)
端子形式:GULL WING端子节距:1.27 mm
端子位置:DUAL处于峰值回流温度下的最长时间:NOT SPECIFIED
触发器类型:POSITIVE EDGE宽度:7.5 mm
Base Number Matches:1

DM74ALS564AWMX 数据手册

 浏览型号DM74ALS564AWMX的Datasheet PDF文件第2页浏览型号DM74ALS564AWMX的Datasheet PDF文件第3页浏览型号DM74ALS564AWMX的Datasheet PDF文件第4页浏览型号DM74ALS564AWMX的Datasheet PDF文件第5页浏览型号DM74ALS564AWMX的Datasheet PDF文件第6页 
September 1986  
Revised February 2000  
DM74ALS564A  
Octal D-Type Edge-Triggered Flip-Flop with  
3-STATE Outputs  
General Description  
Features  
Switching specifications at 50 pF  
These 8-bit registers feature totem-pole 3-STATE outputs  
designed specifically for driving highly-capacitive or rela-  
tively low-impedance loads. The high-impedance state and  
increased high-logic-level drive provide these registers with  
the capability of being connected directly to and driving the  
bus lines in a bus-organized system without need for inter-  
face or pull-up components. They are particularly attractive  
for implementing buffer registers, I/O ports, bidirectional  
bus drivers, and working registers.  
Switching specifications guaranteed over full tempera-  
ture and VCC range  
Advanced oxide-isolated, ion-implanted Schottky TTL  
process  
3-STATE buffer-type outputs drive bus lines directly  
The eight flip-flops of the DM74ALS564A are edge-trig-  
gered inverting D-type flip-flops. On the positive transition  
of the clock, the Q outputs will be set to the complement of  
the logic states that were set up at the D inputs.  
A buffered output control input can be used to place the  
eight outputs in either a normal logic state (HIGH or LOW  
logic levels) or a high-impedance state. In the high-imped-  
ance state the outputs neither load nor drive the bus lines  
significantly.  
The output control does not affect the internal operation of  
the flip-flops. That is, the old data can be retained or new  
data can be entered even while the outputs are OFF.  
Ordering Code:  
Order Number  
DM74ALS564AWM  
DM74ALS564AN  
Package Number  
M20B  
Package Description  
20-Lead Small Outline Integrated Circuit (SOIC), JEDEC MS-013, 0.300 Wide  
20-Lead Plastic Dual-In-Line Package (PDIP), JEDEC MS-001, 0.300 Wide  
N20A  
Devices also available in Tape and Reel. Specify by appending the suffix letter “X” to the ordering code.  
Connection Diagram  
© 2000 Fairchild Semiconductor Corporation  
DS006225  
www.fairchildsemi.com  

DM74ALS564AWMX 替代型号

型号 品牌 替代类型 描述 数据表
DM74ALS564AWM FAIRCHILD

完全替代

Octal D-Type Edge-Triggered Flip-Flop with
SN74ALS564BDWR TI

类似代替

ALS SERIES, 8-BIT DRIVER, INVERTED OUTPUT, PDSO20, GREEN, PLASTIC, SO-20

与DM74ALS564AWMX相关器件

型号 品牌 获取价格 描述 数据表
DM74ALS564J/A+ ETC

获取价格

Octal D-Type Flip-Flop
DM74ALS564N ETC

获取价格

Octal D-Type Flip-Flop
DM74ALS564N/A+ ETC

获取价格

Octal D-Type Flip-Flop
DM74ALS564N/B+ ETC

获取价格

Octal D-Type Flip-Flop
DM74ALS564WM ETC

获取价格

Octal D-Type Flip-Flop
DM74ALS573ASJ ETC

获取价格

8-Bit D-Type Latch
DM74ALS573B FAIRCHILD

获取价格

Extended Temperature Octal D-Type Transparent Latch
DM74ALS573BN FAIRCHILD

获取价格

Extended Temperature Octal D-Type Transparent Latch
DM74ALS573BN/A+ ETC

获取价格

8-Bit D-Type Latch
DM74ALS573BN/B+ ETC

获取价格

8-Bit D-Type Latch