5秒后页面跳转
DM74ALS138N PDF预览

DM74ALS138N

更新时间: 2024-11-09 22:56:47
品牌 Logo 应用领域
飞兆/仙童 - FAIRCHILD 解复用器逻辑集成电路光电二极管输入元件驱动
页数 文件大小 规格书
6页 69K
描述
3 to 8 Line Decoder/Demultiplexer

DM74ALS138N 数据手册

 浏览型号DM74ALS138N的Datasheet PDF文件第2页浏览型号DM74ALS138N的Datasheet PDF文件第3页浏览型号DM74ALS138N的Datasheet PDF文件第4页浏览型号DM74ALS138N的Datasheet PDF文件第5页浏览型号DM74ALS138N的Datasheet PDF文件第6页 
September 1986  
Revised February 2000  
DM74ALS138  
3 to 8 Line Decoder/Demultiplexer  
General Description  
Features  
These Schottky-clamped circuits are designed to be used  
in high-performance memory-decoding or data-routing  
applications, requiring very short propagation delay times.  
In high-performance memory systems these decoders can  
be used to minimize the effects of system decoding. When  
used with high-speed memories, the delay times of these  
decoders are usually less than the typical access time of  
the memory. This means that the effective system delay  
introduced by the decoder is negligible.  
Designed specifically for high speed:  
Memory decoders  
Data transmission systems  
3- to 8-line decoder incorporates 3 enable inputs to sim-  
plify cascading and/or data reception  
Low power dissipation…23 mW typ  
Switching specifications guaranteed over full tempera-  
ture and VCC range  
The DM74ALS138 decodes one-of-eight lines, based upon  
the conditions at the three binary select inputs and the  
three enable inputs. Two active-LOW and one active-HIGH  
enable inputs reduce the need for external gates or invert-  
ers when expanding. A 24-line decoder can be imple-  
mented with no external inverters, and 32-line decoder  
requires only one inverter. An enable input can be used as  
a data input for demultiplexing applications.  
Advanced oxide-isolated, ion-implanted Schottky TTL  
process  
This decoder/demultiplexer features fully buffered inputs,  
presenting only one normalized load to its driving circuit. All  
inputs are clamped with high-performance Schottky diodes  
to suppress line-ringing and simplify system design.  
Ordering Code:  
Order Number Package Number  
Package Description  
DM74ALS138M  
DM74ALS138SJ  
DM74ALS138N  
M16A  
M16D  
N16E  
16-Lead Small Outline Integrated Circuit (SOIC), JEDEC MS-012, 0.150 Narrow  
16-Lead Small Outline Package (SOP), EIAJ TYPE II, 5.3mm Wide  
16-Lead Plastic Dual-In-Line Package (PDIP), JEDEC MS-001, 0.300 Wide  
Devices also available in Tape and Reel. Specify by appending the suffix letter “X” to the ordering code.  
Connection Diagram  
Function Table  
Enable  
Inputs  
Select  
Inputs  
Outputs  
G1  
G2  
C
B
A
Y0 Y1 Y2 Y3 Y4 Y5 Y6 Y7  
(Note 1)  
X
L
H
X
L
L
L
L
L
L
L
L
X
X
L
X
X
L
X
X
L
H
H
L
H
H
H
L
H
H
H
H
L
H
H
H
H
H
L
H
H
H
H
H
H
L
H
H
H
H
H
H
H
L
H
H
H
H
H
H
H
H
L
H
H
H
H
H
H
H
H
H
L
H
H
H
H
H
H
H
H
L
L
H
L
H
H
H
H
H
H
H
L
H
H
L
H
H
H
H
H
H
L
H
L
H
H
H
H
H
H
H
H
H
H
H
H
H
L
H
L
H
H
H
H
H
H
H
H
H
Note 1: G2 = G2A + G2B  
© 2000 Fairchild Semiconductor Corporation  
DS006111  
www.fairchildsemi.com  

DM74ALS138N 替代型号

型号 品牌 替代类型 描述 数据表
SN74ALS138AN TI

功能相似

3-LINE TO 8-LINE DECODERS/DEMULTIPLEXERS

与DM74ALS138N相关器件

型号 品牌 获取价格 描述 数据表
DM74ALS138N/A+ ETC

获取价格

3-To-8-Line Demultiplexer
DM74ALS138N/B+ ETC

获取价格

3-To-8-Line Demultiplexer
DM74ALS138N_NL FAIRCHILD

获取价格

Decoder/Driver, ALS Series, Inverted Output, TTL, PDIP16, 0.300 INCH, LEAD FREE, PLASTIC,
DM74ALS138SJ FAIRCHILD

获取价格

3 to 8 Line Decoder/Demultiplexer
DM74ALS138SJX FAIRCHILD

获取价格

3-To-8-Line Demultiplexer
DM74ALS138SJX ROCHESTER

获取价格

ALS SERIES, OTHER DECODER/DRIVER, INVERTED OUTPUT, PDSO16, 5.30 MM, EIAJ TYPE2, SOP-16
DM74ALS138SJX TI

获取价格

ALS SERIES, OTHER DECODER/DRIVER, INVERTED OUTPUT, PDSO16, EIAJ, SOIC-16
DM74ALS13J/A+ ETC

获取价格

Dual 4-input NAND Gate
DM74ALS13M ETC

获取价格

Dual 4-input NAND Gate
DM74ALS13M/A+ ETC

获取价格

Dual 4-input NAND Gate