5秒后页面跳转
DM54194W PDF预览

DM54194W

更新时间: 2024-11-17 22:54:35
品牌 Logo 应用领域
美国国家半导体 - NSC 移位寄存器
页数 文件大小 规格书
6页 124K
描述
4-Bit Bidirectional Universal Shift Registers

DM54194W 数据手册

 浏览型号DM54194W的Datasheet PDF文件第2页浏览型号DM54194W的Datasheet PDF文件第3页浏览型号DM54194W的Datasheet PDF文件第4页浏览型号DM54194W的Datasheet PDF文件第5页浏览型号DM54194W的Datasheet PDF文件第6页 
June 1989  
DM54194  
4-Bit Bidirectional Universal Shift Registers  
General Description  
This bidirectional shift register is designed to incorporate  
virtually all of the features a system designer may want in a  
shift register; it features parallel inputs, parallel outputs,  
right-shift and left-shift serial inputs, operating-mode-control  
inputs, and a direct overriding clear line. The register has  
four distinct modes of operation, namely:  
Clocking of the flip-flop is inhibited when both mode control  
inputs are low. The mode controls of the DM54194/  
DM74194 should be changed only while the clock input is  
high.  
Features  
Y
Parallel (broadside) load  
Shift right (in the direction Q toward Q )  
Parallel inputs and outputs  
Y
A
Shift left (in the direction Q toward Q )  
D
Four operating modes:  
D
A
Synchronous parallel load  
Right shift  
Left shift  
Inhibit clock (do nothing)  
Synchronous parallel loading is accomplished by applying  
the four bits of data and taking both mode control inputs, S0  
and S1, high. The data is loaded into the associated flip-  
flops and appears at the outputs after the positive transition  
of the clock input. During loading, serial data flow is inhibit-  
ed.  
Do nothing  
Y
Positive edge-triggered clocking  
Y
Direct overriding clear  
Y
Typical clock frequency 36 MHz  
Y
Typical power dissipation 195 mW  
Shift right is accomplished synchronously with the rising  
edge of the clock pulse when S0 is high and S1 is low.  
Serial data for this mode is entered at the shift-right data  
input. When S0 is low and S1 is high, data shifts left syn-  
chronously and new data is entered at the shift-left serial  
input.  
Connection Diagram  
Dual-In-Line Package  
TL/F/6564–1  
Order Number DM54194J or DM54194W  
See NS Package Number J16A or W16A  
C
1995 National Semiconductor Corporation  
TL/F/6564  
RRD-B30M105/Printed in U. S. A.  

与DM54194W相关器件

型号 品牌 获取价格 描述 数据表
DM54194W/883 ROCHESTER

获取价格

Parallel In Parallel Out, TTL/H/L Series, 4-Bit, Bidirectional, True Output, TTL, CDFP16,
DM54194W/883 TI

获取价格

TTL/H/L SERIES, 4-BIT BIDIRECTIONAL PARALLEL IN PARALLEL OUT SHIFT REGISTER, TRUE OUTPUT,
DM54194W/883B TI

获取价格

IC,SHIFT REGISTER,STD-TTL,FP,16PIN,CERAMIC
DM54194W/883C TI

获取价格

IC,SHIFT REGISTER,STD-TTL,FP,16PIN,CERAMIC
DM54196J NSC

获取价格

IC,COUNTER,UP,DECADE,STD-TTL,DIP,14PIN,CERAMIC
DM54196J TI

获取价格

IC,COUNTER,UP,DECADE,STD-TTL,DIP,14PIN,CERAMIC
DM54196J/883 TI

获取价格

IC,COUNTER,UP,DECADE,STD-TTL,DIP,14PIN,CERAMIC
DM54196J/883B TI

获取价格

IC,COUNTER,UP,DECADE,STD-TTL,DIP,14PIN,CERAMIC
DM54196J/883C TI

获取价格

IC,COUNTER,UP,DECADE,STD-TTL,DIP,14PIN,CERAMIC
DM54196W/883 NSC

获取价格

IC,COUNTER,UP,DECADE,STD-TTL,FP,14PIN,CERAMIC