PSoC® 5LP: CY8C56LP Family
Datasheet
Programmable System-on-Chip (PSoC®)
General Description
PSoC® 5LP is a true programmable embedded system-on-chip, integrating configurable analog and digital peripherals, memory, and
a microcontroller on a single chip. The PSoC 5LP architecture boosts performance through:
32-bit Arm® Cortex®-M3 core plus DMA controller and digital filter processor, at up to 80 MHz
Ultra low power with industry's widest voltage range
Programmable digital and analog peripherals enable custom functions
Flexible routing of any analog or digital peripheral function to any pin
PSoC devices employ a highly configurable system-on-chip architecture for embedded control design. They integrate configurable
analog and digital circuits, controlled by an on-chip microcontroller. A single PSoC device can integrate as many as 100 digital and
analog peripheral functions, reducing design time, board space, power consumption, and system cost while improving system quality.
Features
Operating characteristics
Analog peripherals
Voltage range: 1.71 to 5.5 V, up to 6 power domains
Configurable 8- to 12-bit delta-sigma ADC
Up to two 12-bit SAR ADCs
Four 8-bit DACs
Temperature range (ambient): –40 to 85 °C[1]
Extended temperature parts: –40 to 105 °C
DC to 80-MHz operation
Four comparators
Power modes
Four opamps
• Active mode 3.1 mA at 6 MHz, and 15.4 mA at 48 MHz
Four programmable analog blocks, to create:
• 2-µA sleep mode
• Programmable gain amplifier (PGA)
• 300-nA hibernate mode with RAM retention
Boost regulator from 0.5-V input up to 5-V output
• Transimpedance amplifier (TIA)
• Mixer
• Sample and hold circuit
Performance
CapSense® support, up to 62 sensors
1.024 V ±0.1% internal voltage reference
32-bit Arm Cortex-M3 CPU, 32 interrupt inputs
24-channel direct memory access (DMA) controller
24-bit 64-tap fixed-point digital filter processor (DFB)
Versatile I/O system
Memories
48 to 72 I/O pins – up to 62 general-purpose I/Os (GPIOs)
Up to eight performance I/O (SIO) pins
• 25 mA current sink
Up to 256 KB program flash, with cache and security features
Up to 32 KB additional flash for error correcting code (ECC)
Up to 64 KB RAM
• Programmable input threshold and output high voltages
• Can act as a general-purpose comparator
• Hot swap capability and overvoltage tolerance
Two USBIO pins that can be used as GPIOs
Route any digital or analog peripheral to any GPIO
LCD direct drive from any GPIO, up to 46 × 16 segments
CapSense support from any GPIO
2 KB EEPROM
Digital peripherals
Four 16-bit timer, counter, and PWM (TCPWM) blocks
I2C, 1 Mbps bus speed
fUaSceB(2T.I0Dc#e1r0ti8fi4e0d0F3u2l)l-uSspienegdin(tFeSrn)a1l2oMscbilplastopre[2r]ipheral inter-
Full CAN 2.0b, 16 Rx, 8 Tx buffers
1.2-V to 5.5-V interface voltages, up to four power domains
20 to 24 universal digital blocks (UDB), programmable to
Programming, debug, and trace
create any number of functions:
• 8-, 16-, 24-, and 32-bit timers, counters, and PWMs
vJiTeAwGer(4(S-wWirVe)),, saenrdiaTl rwaicreepdoerbtu(5g-(wSiWre)Di)n(t2e-rwfaicree)s, single wire
• I2C, UART, SPI, I2S, LIN 2.0 interfaces
• Cyclic redundancy check (CRC)
• Pseudo random sequence (PRS) generators
• Quadrature decoders
Arm debug and trace modules embedded in the CPU core
Bootloader programming through I2C, SPI, UART, USB, and
other interfaces
Package options: 68-pin QFN,100-pin TQFP, and 99-pin CSP
• Gate-level logic functions
Development support with free PSoC Creator™ tool
Schematic and firmware design support
sOyvseter m10i0ntPerSfaocCeCs oinmtopoonneenPtsS™oCin. tCeogmrapteonmeunlttsipalereICfrseaend
embedded ICs represented by icons. Drag and drop
component icons to design systems in PSoC Creator.
cInocmlupdileesr free GCC compiler, supports Keil/Arm MDK
Supports device programming and debugging
Programmable clocking
3- to 74-MHz internal oscillator, 1% accuracy at 3 MHz
4- to 25-MHz external crystal oscillator
Internal PLL clock generation up to 80 MHz
Low-power internal oscillator at 1, 33, and 100 kHz
32.768-kHz external watch crystal oscillator
12 clock dividers routable to any peripheral or I/O
Notes
1. The maximum storage temperature is 150 °C in compliance with JEDEC Standard JESD22-A103, High Temperature Storage Life.
2. This feature on select devices only. See Ordering Information on page 119 for details.
Cypress Semiconductor Corporation
Document Number: 001-84935 Rev. *N
•
198 Champion Court
•
San Jose, CA 95134-1709
•
408-943-2600
Revised November 27, 2019
5秒后页面跳转
深入解读IR2103资料手册：引脚说明、电气参数及替换型号推荐
L7805CV手册解读：引脚说明、替代型号推荐、好坏检测
MMBT5551资料手册解读：电气参数、替换型号推荐
APW7073资料手册解读：产品特性、引脚说明、替换型号推荐
微信公众号
抖音公众号
浙公网安备 33010502006866号 浙ICP备10014259号-119
营业执照ICP证
数据手册
如果您发现信息不准确，
