5秒后页面跳转
CY8C5688FNI-LP211 PDF预览

CY8C5688FNI-LP211

更新时间: 2024-02-28 14:21:24
品牌 Logo 应用领域
赛普拉斯 - CYPRESS 时钟
页数 文件大小 规格书
125页 5673K
描述
Multifunction Peripheral, CMOS, PBGA99, WLCSP-99

CY8C5688FNI-LP211 技术参数

生命周期:Active包装说明:WLCSP-99
Reach Compliance Code:compliantHTS代码:8542.39.00.01
风险等级:5.75边界扫描:YES
总线兼容性:I2C; USB最大时钟频率:33 MHz
JESD-30 代码:R-PBGA-B99长度:5.94 mm
I/O 线路数量:62端子数量:99
最高工作温度:85 °C最低工作温度:-40 °C
封装主体材料:PLASTIC/EPOXY封装代码:VFBGA
封装形状:RECTANGULAR封装形式:GRID ARRAY, VERY THIN PROFILE, FINE PITCH
RAM(字数):32768座面最大高度:0.6 mm
最大供电电压:5.5 V最小供电电压:1.71 V
标称供电电压:1.8 V表面贴装:YES
技术:CMOS温度等级:INDUSTRIAL
端子形式:BALL端子节距:0.5 mm
端子位置:BOTTOM宽度:5.192 mm
Base Number Matches:1

CY8C5688FNI-LP211 数据手册

 浏览型号CY8C5688FNI-LP211的Datasheet PDF文件第4页浏览型号CY8C5688FNI-LP211的Datasheet PDF文件第5页浏览型号CY8C5688FNI-LP211的Datasheet PDF文件第6页浏览型号CY8C5688FNI-LP211的Datasheet PDF文件第8页浏览型号CY8C5688FNI-LP211的Datasheet PDF文件第9页浏览型号CY8C5688FNI-LP211的Datasheet PDF文件第10页 
PSoC® 5LP: CY8C56LP Family  
Datasheet  
Figure 2-3. 68-pin QFN Part Pinout[3]  
(TRACEDATA[2], GPIO) P2[6]  
(TRACEDATA[3], GPIO) P2[7]  
(I2C0: SCL, SIO) P12[4]  
P0[3] (GPIO, OPAMP0-/EXTREF0)  
P0[2] (GPIO, OPAMP0+/SAR1 EXTREF)  
P0[1] (GPIO, OPAMP0OUT)  
1
2
3
4
5
6
51  
50  
49  
48  
47  
Lines show VDDIO  
to I/O supply  
association  
(I2C0: SDA, SIO) P12[5]  
P0[0] (GPIO, OPAMP2OUT)  
VSSB  
IND  
P12[3] (SIO)  
P12[2] (SIO)  
VSSD  
VDDA  
VSSA  
46  
45  
VBOOST  
VBAT  
7
8
9
44  
43  
42  
41  
QFN  
(TOP VIEW)  
VSSD  
VCCA  
10  
XRES  
(TMS, SWDIO, GPIO) P1[0]  
(TCK, SWDCK, GPIO) P1[1]  
(Configurable XRES, GPIO) P1[2]  
P15[3] (GPIO, KHZ XTAL: XI)  
P15[2] (GPIO, KHZ XTAL: XO)  
11  
12  
13  
40  
39  
P12[1] (SIO, I2C1: SDA)  
P12[0] (SIO, 12C1: SCL)  
(TDO, SWV, GPIO) P1[3] 14  
38  
37  
36  
35  
(TDI, GPIO) P1[4]  
(NTRST, GPIO) P1[5]  
VDDIO1  
15  
16  
17  
P3[7] (GPIO, OPAMP3OUT)  
P3[6] (GPIO, OPAMP1OUT)  
VDDIO3  
Notes  
3. The center pad on the QFN package should be connected to digital ground (VSSD) for best mechanical, thermal, and electrical performance. If not connected to  
ground, it should be electrically floated and not connected to any other signal.  
4. Pins are Do Not Use (DNU) on devices without USB. The pin must be left floating.  
Document Number: 001-84935 Rev. *F  
Page 7 of 125  

与CY8C5688FNI-LP211相关器件

型号 品牌 获取价格 描述 数据表
CY8C5688LTI-LP086 CYPRESS

获取价格

Multifunction Peripheral, CMOS, QFN-68
CY8C5688LTI-LP086 INFINEON

获取价格

CY8C56LPxxx
CY8C56LP CYPRESS

获取价格

Programmable System-on-Chip (PSoC®)
CY8C56LP_13 CYPRESS

获取价格

Programmable System-on-Chip (PSoC®)
CY8C5866AXI-LP020 CYPRESS

获取价格

Programmable System-on-Chip (PSoC®)
CY8C5866AXI-LP020 INFINEON

获取价格

CY8C58LPxxx
CY8C5866AXI-LP021 CYPRESS

获取价格

Programmable System-on-Chip (PSoC®)
CY8C5866AXI-LP021 INFINEON

获取价格

CY8C58LPxxx
CY8C5866LTI-LP022 CYPRESS

获取价格

Programmable System-on-Chip (PSoC®)
CY8C5866LTI-LP022 INFINEON

获取价格

CY8C58LPxxx