PSoC® 4: PSoC 4200M Family
Datasheet
Programmable System-on-Chip (PSoC®)
General Description
PSoC® 4 is a scalable and reconfigurable platform architecture for a family of programmable embedded system controllers with an
ARM® Cortex™-M0 CPU. It combines programmable and reconfigurable analog and digital blocks with flexible automatic routing. The
PSoC 4200M product family, based on this platform architecture, is a combination of a microcontroller with digital programmable logic,
programmable analog, programmable interconnect, high-performance analog-to-digital conversion, opamps with comparator mode,
and standard communication and timing peripherals. The PSoC 4200M products will be fully compatible with members of the PSoC 4
platform for new applications and design needs. The programmable analog and digital subsystems allow flexibility and in-field tuning
of the design.
Features
32-bit MCU Subsystem
Serial Communication
■ 48 MHz ARM Cortex-M0 CPU with single-cycle multiply
■ Up to 128 kB of flash with Read Accelerator
■ Up to 16 kB of SRAM
■ Four independent run-time reconfigurable serial communi-
cation blocks (SCBs) with reconfigurable I2C, SPI, or UART
functionality
■ Two independent CAN blocks for industrial and automotive
networking
■ DMA engine
Programmable Analog
Timing and Pulse-Width Modulation
■ Four opamps that operate in Deep Sleep mode at very low
current levels
■ Eight 16-bit timer/counter pulse-width modulator (TCPWM)
blocks
■ All opamps have reconfigurable high current pin-drive,
high-bandwidth internal drive, ADC input buffering, and
Comparator modes with flexible connectivity allowing input
connections to any pin
■ Center-aligned, Edge, and Pseudo-random modes
■ Comparator-based triggering of Kill signals for motor drive and
other high-reliability digital logic applications
■ Four current DACs (IDACs) for general-purpose or capacitive
sensing applications on any pin
Package Options
■ Two low-power comparators that operate in Deep Sleep mode
■ 12-bit SAR ADC with 1-Msps conversion rate
■ 68-pin QFN, 64-pin TQFP wide and narrow pitch, and 48-pin
and 44-pin TQFP packages
Programmable Digital
■ Up to 55 programmable GPIOs
■ Four programmable logic blocks, each with 8 Macrocells and
an 8-bit data path (called universal digital blocks or UDBs)
■ GPIO pins can be CapSense, LCD, analog, or digital
■ Drive modes, strengths, and slew rates are programmable
■ Cypress-provided peripheral component library, user-defined
state machines, and Verilog input
Extended Industrial Temperature Operation
Low Power 1.71 to 5.5 V Operation
■ –40 °C to +105 °C operation
■ 20-nA Stop Mode with GPIO pin wakeup
PSoC Creator Design Environment
■ Hibernate and Deep Sleep modes allow wakeup-time versus
power trade-offs
■ Integrated Development Environment (IDE) provides
schematic design entry and build (with analog and digital
automatic routing)
Capacitive Sensing
■ Cypress Capacitive Sigma-Delta (CSD) technique provides
best-in-class SNR (>5:1) and water tolerance
■ Applications Programming Interface (API component) for all
fixed-function and programmable peripherals
■ Cypress-supplied software component makes capacitive
sensing design easy
Industry-Standard Tool Compatibility
■ After schematic entry, development can be done with
ARM-based industry-standard development tools
■ Automatic hardware tuning (SmartSense™)
Segment LCD Drive
■ LCD drive supported on all pins (common or segment)
■ Operates in Deep Sleep mode with 4 bits per pin memory
Cypress Semiconductor Corporation
Document Number: 001-93963 Rev. *G
•
198 Champion Court
•
San Jose, CA 95134-1709
•
408-943-2600
Revised August 19, 2016
5秒后页面跳转
英伟达新AI芯片Rubin或提前半年亮相
苹果iPhone 17将全系采用三星/LG显示LTPO OLED面板
三星深化印度制造布局，供应链本地化进程加速
芯擎科技“星辰一号”自动驾驶芯片点亮成功，2025年量产在即
微信公众号
抖音公众号
浙公网安备 33010502006866号 浙ICP备10014259号-119
营业执照ICP证
数据手册
如果您发现信息不准确，
