Datasheet > CY7C344-25JC

CY7C344-25JC

更新时间： 2024-11-23 23:45:43

品牌	Logo	应用领域
其他 - ETC		可编程逻辑输入元件时钟
页数	文件大小	规格书
13页	230K
描述
UV-Erasable/OTP PLD

阅读下载

中文翻译

获取价格

数据手册

如果您发现信息不准确，欢迎纠错

CY7C344-25JC 数据手册

CY7C344

32-Macrocell MAX® EPLD

tional I/O pins communicate to one logic array block. In the

CY7C344 LAB there are 32 macrocells and 64 expander prod-

uct terms. When an I/O macrocell is used as an input, two

expanders are used to create an input path. Even if all of the

I/O pins are driven by macrocell registers, there are still 16

“buried” registers available. All inputs, macrocells, and I/O pins

are interconnected within the LAB.

Features

• High-performance, high-density replacement for TTL,

74HC, and custom logic

• 32 macrocells, 64 expander product terms in one LAB

• 8 dedicated inputs, 16 I/O pins

• 0.8-micron double-metal CMOS EPROM technology

The speed and density of the CY7C344 makes it a natural for

all types of applications. With just this one device, the designer

can implement complex state machines, registered logic, and

combinatorial “glue” logic, without using multiple chips. This

architectural flexibility allows the CY7C344 to replace multi-

chip TTL solutions, whether they are synchronous, asynchro-

nous, combinatorial, or all three.

• 28-pin, 300-mil DIP, cerDIP or 28-pin HLCC, PLCC

package

Functional Description

Available in a 28-pin, 300-mil DIP or windowed J-leaded ce-

ramic chip carrier (HLCC), the CY7C344 represents the dens-

est EPLD of this size. Eight dedicated inputs and 16 bidirec-

Logic Block Diagram^[1]

Pin Configurations

HLCC

15(22) INPUT

15(23) INPUT

INPUT

1(8)

Top View

INPUT/CLK 2(9)

27(6)

28(7)

INPUT

13(20)

14(21)

28 27 26

I/O

INPUT

INPUT/CLK

I/O

MACROCELL 2

MACROCELL 1

I/O

3(10)

4(11)

5(12)

6(13)

9(16)

INPUT

I/O

MACROCELL 4

MACROCELL 6

MACROCELL 8

MACROCELL 10

MACROCELL 12

MACROCELL 14

MACROCELL 16

MACROCELL 18

MACROCELL 20

MACROCELL 22

MACROCELL 24

MACROCELL 26

MACROCELL 28

MACROCELL 30

MACROCELL 32

MACROCELL 3

MACROCELL 5

MACROCELL 7

MACROCELL 9

MACROCELL 11

MACROCELL 13

MACROCELL 15

MACROCELL 17

MACROCELL 19

MACROCELL 21

MACROCELL 23

MACROCELL 25

MACROCELL 27

MACROCELL 29

MACROCELL 31

I/O

12 13 14 1516 1718

I/O 10(17)

I/O 11(18)

I/O 12(19)

I/O 17(24)

I/O 18(25)

I/O 19(26)

I/O 20(27)

I/O 23(2)

I/O 24(3)

I/O 25(4)

I/O 26(5)

C344–2

CerDIP

Top View

INPUT

I/O

INPUT/CLK

I/O

GND

I/O

GND

I/O

C344–1

64 EXPANDER PRODUCT TERM ARRAY

I/O

INPUT

I/O

INPUT

C344–3

Selection Guide

7C344-15

7C344-20

7C344-25

Maximum Access Time (ns)

Maximum Operating Current

(mA)

Commercial

Military

200

220

150

170

200

220

Industrial

Commercial

Military

220

150

220

Maximum Standby Current

(mA)

150

170

Industrial

170

Note:

1. Numbers in () refer to J-leaded packages.

Cypress Semiconductor Corporation

•

3901 North First Street

•

San Jose

•

CA 95134

•

408-943-2600

July 18, 2000

12 3 4 5 6 7...13

中文翻译

下载PDF

与CY7C344-25JC相关器件

型号	品牌	获取价格	描述	数据表
CY7C344-25JC/JI	CYPRESS	获取价格	32-Macrocell MAX EPLD
CY7C344-25JCR	CYPRESS	获取价格	OT PLD, 40ns, CMOS, PQCC28, PLASTIC, LCC-28
CY7C344-25JCT	CYPRESS	获取价格	暂无描述
CY7C344-25JI	ETC	获取价格	UV-Erasable/OTP PLD
CY7C344-25JIR	CYPRESS	获取价格	OT PLD, 40ns, CMOS, PQCC28, PLASTIC, LCC-28
CY7C344-25JIT	CYPRESS	获取价格	OT PLD, 25ns, CMOS, PQCC28, PLASTIC, LCC-28
CY7C344-25PC	CYPRESS	获取价格	OT PLD, 25ns, PAL-Type, CMOS, PDIP28, 0.300 INCH, PLASTIC, MO-095, DIP-28
CY7C344-25PC/PI	CYPRESS	获取价格	32-Macrocell MAX EPLD
CY7C344-25PI	ETC	获取价格	UV-Erasable/OTP PLD
CY7C344-25WC/WI	CYPRESS	获取价格	32-Macrocell MAX EPLD

与CY7C344-25JC相关文章

解析光耦仿真器：升级光耦合器技术的必要性
2024-11-18

39
英伟达新一代Blackwell GPU过热问题致交付延迟
2024-11-18

31
国产厂商思特威CMOS图像传感器芯片单月出货超1亿颗，技术创新引领行业发展
2024-11-14

59
台积电5nm和3nm产能利用率达100%，半导体行业景气度持续攀升
2024-11-14

55

产品中心

服务支持

精选活动

关于我们

帮助中心

CY7C344-25JC

CY7C344-25JC 数据手册

与CY7C344-25JC相关器件

与CY7C344-25JC相关文章

您还可以找

产品中心

服务支持

精选活动

关于我们

帮助中心

CY7C344-25JC

CY7C344-25JC 数据手册

与CY7C344-25JC相关器件

与CY7C344-25JC相关文章

您还可以找

您在本页遇到什么问题？