5秒后页面跳转
CY7C344-25JC/JI PDF预览

CY7C344-25JC/JI

更新时间: 2024-10-04 22:28:07
品牌 Logo 应用领域
赛普拉斯 - CYPRESS /
页数 文件大小 规格书
16页 242K
描述
32-Macrocell MAX EPLD

CY7C344-25JC/JI 数据手册

 浏览型号CY7C344-25JC/JI的Datasheet PDF文件第2页浏览型号CY7C344-25JC/JI的Datasheet PDF文件第3页浏览型号CY7C344-25JC/JI的Datasheet PDF文件第4页浏览型号CY7C344-25JC/JI的Datasheet PDF文件第5页浏览型号CY7C344-25JC/JI的Datasheet PDF文件第6页浏览型号CY7C344-25JC/JI的Datasheet PDF文件第7页 
USE ULTRA37000TM FOR  
ALL NEW DESIGNS  
CY7C344B  
32-Macrocell MAX® EPLD  
densest EPLD of this size. Eight dedicated inputs and 16  
bidirectional I/O pins communicate to one logic array block. In  
the CY7C344 LAB there are 32 macrocells and 64 expander  
product terms. When an I/O macrocell is used as an input, two  
expanders are used to create an input path. Even if all of the  
I/O pins are driven by macrocell registers, there are still 16  
“buried” registers available. All inputs, macrocells, and I/O pins  
are interconnected within the LAB.  
Features  
• High-performance, high-density replacement for TTL,  
74HC, and custom logic  
• 32 macrocells, 64 expander product terms in one LAB  
• 8 dedicated inputs, 16 I/O pins  
• 0.8-micron double-metal CMOS EPROM technology  
The speed and density of the CY7C344 makes it a natural for  
all types of applications. With just this one device, the designer  
can implement complex state machines, registered logic, and  
combinatorial “glue” logic, without using multiple chips. This  
architectural flexibility allows the CY7C344 to replace  
multichip TTL solutions, whether they are synchronous,  
asynchronous, combinatorial, or all three.  
• 28-pin, 300-mil DIP, cerDIP or 28-pin HLCC, PLCC  
package  
Functional Description  
Available in a 28-pin, 300-mil DIP or windowed J-leaded  
ceramic chip carrier (HLCC), the CY7C344 represents the  
Logic Block Diagram[1]  
Pin Configurations  
HLCC  
15(22) INPUT  
15(23) INPUT  
INPUT  
1(8)  
Top View  
INPUT/CLK 2(9)  
27(6)  
28(7)  
INPUT  
INPUT  
INPUT  
INPUT  
13(20)  
14(21)  
4
3
2
1
28 27 26  
25  
5
6
7
8
9
10  
11  
I/O  
I/O  
I/O  
INPUT  
INPUT  
INPUT  
INPUT/CLK  
I/O  
24  
23  
22  
21  
20  
19  
MACROCELL 2  
MACROCELL 1  
I/O 3(10)  
I/O 4(11)  
I/O 5(12)  
I/O 6(13)  
I/O 9(16)  
I/O 10(17)  
I/O 11(18)  
I/O 12(19)  
I/O 17(24)  
I/O 18(25)  
I/O 19(26)  
I/O 20(27)  
I/O 23(2)  
I/O 24(3)  
I/O 25(4)  
I/O 26(5)  
INPUT  
INPUT  
INPUT  
INPUT  
I/O  
MACROCELL 4  
MACROCELL 6  
MACROCELL 8  
MACROCELL 10  
MACROCELL 12  
MACROCELL 14  
MACROCELL 16  
MACROCELL 18  
MACROCELL 20  
MACROCELL 22  
MACROCELL 24  
MACROCELL 26  
MACROCELL 28  
MACROCELL 30  
MACROCELL 32  
MACROCELL 3  
MACROCELL 5  
MACROCELL 7  
MACROCELL 9  
MACROCELL 11  
MACROCELL 13  
MACROCELL 15  
MACROCELL 17  
MACROCELL 19  
MACROCELL 21  
MACROCELL 23  
MACROCELL 25  
MACROCELL 27  
MACROCELL 29  
MACROCELL 31  
G
L
I
O
O
B
A
L
I/O  
12 13 14 1516 1718  
C
O
N
T
CerDIP  
B
U
S
Top View  
R
O
L
INPUT  
INPUT  
INPUT  
I/O  
1
28  
27  
26  
25  
24  
23  
22  
21  
20  
19  
18  
17  
16  
15  
INPUT/CLK  
I/O  
2
3
4
5
6
7
I/O  
I/O  
I/O  
I/O  
I/O  
I/O  
V
CC  
V
CC  
GND  
I/O  
GND  
I/O  
8
9
I/O  
I/O  
10  
11  
12  
13  
14  
32  
64 EXPANDER PRODUCT TERM ARRAY  
I/O  
I/O  
INPUT  
I/O  
I/O  
INPUT  
INPUT  
INPUT  
Cypress Semiconductor Corporation  
Document #: 38-03006 Rev. *A  
3901 North First Street  
San Jose, CA 95134  
408-943-2600  
Revised April 19, 2004  

与CY7C344-25JC/JI相关器件

型号 品牌 获取价格 描述 数据表
CY7C344-25JCR CYPRESS

获取价格

OT PLD, 40ns, CMOS, PQCC28, PLASTIC, LCC-28
CY7C344-25JCT CYPRESS

获取价格

暂无描述
CY7C344-25JI ETC

获取价格

UV-Erasable/OTP PLD
CY7C344-25JIR CYPRESS

获取价格

OT PLD, 40ns, CMOS, PQCC28, PLASTIC, LCC-28
CY7C344-25JIT CYPRESS

获取价格

OT PLD, 25ns, CMOS, PQCC28, PLASTIC, LCC-28
CY7C344-25PC CYPRESS

获取价格

OT PLD, 25ns, PAL-Type, CMOS, PDIP28, 0.300 INCH, PLASTIC, MO-095, DIP-28
CY7C344-25PC/PI CYPRESS

获取价格

32-Macrocell MAX EPLD
CY7C344-25PI ETC

获取价格

UV-Erasable/OTP PLD
CY7C344-25WC/WI CYPRESS

获取价格

32-Macrocell MAX EPLD
CY7C344-25WMB CYPRESS

获取价格

32-Macrocell MAX EPLD