Datasheet > CY7C1471V33-100AXI

CY7C1471V33-100AXI

更新时间： 2024-01-26 20:00:22

品牌	Logo	应用领域
赛普拉斯 - CYPRESS		静态存储器
页数	文件大小	规格书
30页	374K
描述
ZBT SRAM, 2MX36, 8.5ns, CMOS, PQFP100, 14 X 20 MM, 1.40 MM HEIGHT, LEAD FREE, PLASTIC, TQFP-100

阅读下载

获取价格

数据手册

如果您发现信息不准确，欢迎纠错

CY7C1471V33-100AXI 数据手册

浏览型号CY7C1471V33-100AXI的Datasheet PDF文件第1页

浏览型号CY7C1471V33-100AXI的Datasheet PDF文件第3页

浏览型号CY7C1471V33-100AXI的Datasheet PDF文件第4页

浏览型号CY7C1471V33-100AXI的Datasheet PDF文件第5页

浏览型号CY7C1471V33-100AXI的Datasheet PDF文件第6页

CY7C1471V33

CY7C1473V33

CY7C1475V33

PRELIMINARY

Logic Block Diagram – CY7C1471V33 (2M x 36)

ADDRESS

A0, A1, A

A1'

A0'

MODE

BURST

LOGIC

ADV/LD

CLK

CEN

WRITE ADDRESS

ADV/LD

MEMORY

ARRAY

BWA

BWB

BWC

BWD

WRITE

DRIVERS

WRITE REGISTRY

AND DATA COHERENCY

CONTROL LOGIC

DQs

DQP

INPUT

READ LOGIC

CE1

CE2

CE3

SLEEP

CONTROL

Logic Block Diagram – CY7C1473V33 (4M x 18)

ADDRESS

A0, A1, A

A1'

A0'

MODE

BURST

LOGIC

ADV/LD

CLK

CEN

WRITE ADDRESS

ADV/LD

MEMORY

ARRAY

WRITE

DRIVERS

WRITE REGISTRY

AND DATA COHERENCY

CONTROL LOGIC

DQs

DQP

INPUT

READ LOGIC

CE1

CE2

CE3

SLEEP

CONTROL

Document #: 38-05288

Page 2 of 30

123 4 5 6 7...30

下载PDF

与CY7C1471V33-100AXI相关器件

型号	品牌	描述	获取价格	数据表
CY7C1471V33-100BZC	CYPRESS	72-Mbit (2M x 36/4M x 18/1M x 72) Flow-Through SRAM with NoBL Architecture	获取价格
CY7C1471V33-100BZXC	CYPRESS	72-Mbit (2M x 36/4M x 18/1M x 72) Flow-Through SRAM with NoBL Architecture	获取价格
CY7C1471V33-100BZXI	CYPRESS	ZBT SRAM, 2MX36, 8.5ns, CMOS, PBGA165, 15 X 17 MM, 1.40 MM HEIGHT, LEAD FREE, FBGA-165	获取价格
CY7C1471V33-117AXC	CYPRESS	72-Mbit (2M x 36/4M x 18/1M x 72) Flow-Throug	获取价格
CY7C1471V33-117AXI	CYPRESS	72-Mbit (2M x 36/4M x 18/1M x 72) Flow-Throug	获取价格
CY7C1471V33-117BZC	CYPRESS	72-Mbit (2M x 36/4M x 18/1M x 72) Flow-Throug	获取价格