Datasheet > CY7C1471V33-100AXI

CY7C1471V33-100AXI

更新时间： 2024-02-09 08:57:55

品牌	Logo	应用领域
赛普拉斯 - CYPRESS		静态存储器
页数	文件大小	规格书
30页	374K
描述
ZBT SRAM, 2MX36, 8.5ns, CMOS, PQFP100, 14 X 20 MM, 1.40 MM HEIGHT, LEAD FREE, PLASTIC, TQFP-100

阅读下载

获取价格

数据手册

如果您发现信息不准确，欢迎纠错

CY7C1471V33-100AXI 数据手册

浏览型号CY7C1471V33-100AXI的Datasheet PDF文件第24页

浏览型号CY7C1471V33-100AXI的Datasheet PDF文件第25页

浏览型号CY7C1471V33-100AXI的Datasheet PDF文件第26页

浏览型号CY7C1471V33-100AXI的Datasheet PDF文件第27页

浏览型号CY7C1471V33-100AXI的Datasheet PDF文件第28页

CY7C1471V33

CY7C1473V33

CY7C1475V33

PRELIMINARY

Document History Page

Document Title: CY7C1471V33/CY7C1473V33/CY7C1475V33, 72-Mbit (2M x 36/4M x 18/1M x 72) Flow-Through SRAM

with NoBL™ Architecture

Document #: 38-05288

Orig. of

REV.

ECN NO. Issue Date Change

Description of Change

114675

121521

08/06/02

02/07/03

PKS

CJM

New Data Sheet

Updated features for package offering

Updated ordering information

Changed Advanced Information to Preliminary

223721

See ECN

NJY

Changed timing diagrams

Changed logic block diagrams

Modified Functional Description

Modified “Functional Overview” section

Added boundary scan order for all packages

Included thermal numbers and capacitance values for all packages

Removed 150-MHz speed grade offering

Included ISB and IDD values

Changed package outline for 165FBGA package and 209-ball BGA package

Removed 119-BGA package offering

235012

243572

299511

See ECN

RYQ

NJY

SYT

Minor Change: The data sheets do not match on the spec system and

external web.

Changed ball H2 from V_DDto NC in the 165-ball FBGA package in page 6

Modified capacitance values on page 21

Removed 117-MHz Speed Bin

Changed Θ_JAfrom 16.8 to 24.63 °C/W and Θ_JCfrom 3.3 to 2.28 °C/W for 100

TQFP Package on Page # 21

Added lead-free information for 100-Pin TQFP, 165 FBGA and 209 BGA

Packages

Added comment of ‘Lead-free BG packages availability’ below the Ordering

Information

320197

331513

See ECN

PCI

Corrected part number typos in the logic block diagram on page# 2

Address expansion pins/balls in the pinouts for all packages are modified as

per JEDEC standard

Added Address Expansion pins in the Pin Definitions Table

Added Industrial Operating Range

Modified V_OL, V_OHTest Conditions

Updated Ordering Information Table

Document #: 38-05288

Page 30 of 30

1...27 28 2930

下载PDF

与CY7C1471V33-100AXI相关器件

型号	品牌	描述	获取价格	数据表
CY7C1471V33-100BZC	CYPRESS	72-Mbit (2M x 36/4M x 18/1M x 72) Flow-Through SRAM with NoBL Architecture	获取价格
CY7C1471V33-100BZXC	CYPRESS	72-Mbit (2M x 36/4M x 18/1M x 72) Flow-Through SRAM with NoBL Architecture	获取价格
CY7C1471V33-100BZXI	CYPRESS	ZBT SRAM, 2MX36, 8.5ns, CMOS, PBGA165, 15 X 17 MM, 1.40 MM HEIGHT, LEAD FREE, FBGA-165	获取价格
CY7C1471V33-117AXC	CYPRESS	72-Mbit (2M x 36/4M x 18/1M x 72) Flow-Throug	获取价格
CY7C1471V33-117AXI	CYPRESS	72-Mbit (2M x 36/4M x 18/1M x 72) Flow-Throug	获取价格
CY7C1471V33-117BZC	CYPRESS	72-Mbit (2M x 36/4M x 18/1M x 72) Flow-Throug	获取价格