Datasheet > 存储 > SRAM> CY7C1362C-250BGXI

CY7C1362C-250BGXI

更新时间： 2024-09-28 05:19:15

品牌	Logo	应用领域
赛普拉斯 - CYPRESS		静态存储器
页数	文件大小	规格书
31页	420K
描述
9-Mbit (256K x 36/512K x 18) Pipelined SRAM

阅读下载

中文翻译

获取价格

数据手册

如果您发现信息不准确，欢迎纠错

CY7C1362C-250BGXI 数据手册

浏览型号CY7C1362C-250BGXI的Datasheet PDF文件第2页

浏览型号CY7C1362C-250BGXI的Datasheet PDF文件第3页

浏览型号CY7C1362C-250BGXI的Datasheet PDF文件第4页

浏览型号CY7C1362C-250BGXI的Datasheet PDF文件第5页

浏览型号CY7C1362C-250BGXI的Datasheet PDF文件第6页

浏览型号CY7C1362C-250BGXI的Datasheet PDF文件第7页

CY7C1360C

CY7C1362C

PRELIMINARY

9-Mbit (256K x 36/512K x 18) Pipelined SRAM

Features

Functional Description^[1]

• Supports bus operation up to 250 MHz

• Available speed grades are 250, 200, and 166 MHz

• Registered inputs and outputs for pipelined operation

• 3.3V core power supply

The CY7C1360C/CY7C1362C SRAM integrates 262,144 x 36

and 524,288 x 18 SRAM cells with advanced synchronous

peripheral circuitry and a two-bit counter for internal burst

operation. All synchronous inputs are gated by registers

controlled by a positive-edge-triggered Clock Input (CLK). The

synchronous inputs include all addresses, all data inputs,

address-pipelining Chip Enable (CE₁), depth-expansion Chip

Enables (CE₂and CE₃^[2]), Burst Control inputs (ADSC, ADSP,

• 2.5V/3.3V I/O operation

• Fast clock-to-output times

ADV), Write Enables (BW , and BWE), and Global Write

(GW). Asynchronous inputs include the Output Enable (OE)

and the ZZ pin.

and

— 2.8 ns (for 250-MHz device)

— 3.0 ns (for 200-MHz device)

— 3.5 ns (for 166-MHz device)

Addresses and chip enables are registered at rising edge of

clock when either Address Strobe Processor (ADSP) or

Address Strobe Controller (ADSC) are active. Subsequent

burst addresses can be internally generated as controlled by

the Advance pin (ADV).

• Provide high-performance 3-1-1-1 access rate

• User-selectable burst counter supporting Intel^®

Pentium^®interleaved or linear burst sequences

• Separate processor and controller address strobes

• Synchronous self-timed writes

Address, data inputs, and write controls are registered on-chip

to initiate a self-timed Write cycle.This part supports Byte Write

operations (see Pin Descriptions and Truth Table for further

details). Write cycles can be one to two or four bytes wide as

controlled by the Byte Write control inputs. GW when active

• Asynchronous output enable

• Single Cycle Chip Deselect

• Offered in Lead-Free 100-pin TQFP, 119-ball BGA and

165-Ball fBGA packages

LOW cause

s all bytes to be written.

The CY7C1360C/CY7C1362C operates from a +3.3V core

power supply while all outputs may operate with either a +2.5

or +3.3V supply. All inputs and outputs are JEDEC-standard

JESD8-5-compatible.

• TQFP Available with 3-Chip Enable and 2-Chip Enable

• IEEE 1149.1 JTAG-Compatible Boundary Scan

• “ZZ” Sleep Mode Option

Logic Block Diagram – CY7C1360C (256K x 36)

A0, A1, A

ADDRESS

A[1:0]

MODE

ADV

CLK

BURST

COUNTER

AND

CLR

LOGIC

ADSC

ADSP

BYTE

WRITE REGISTER

D ,DQPD

BYTE

WRITE DRIVER

D ,DQPD

DQ^{C ,}DQP

BYTE

WRITE DRIVER

DQ^{C ,}DQP

BYTE

WRITE REGISTER

OUTPUT

BUFFERS

OUTPUT

MEMORY

DQ s

SENSE

AMPS

ARRAY

REGISTERS

DQP

DQ^{B ,}DQP

BYTE

WRITE DRIVER

DQ^{B ,}DQP

BYTE

WRITE REGISTER

DQPD

BYTE

WRITE DRIVER

A ,DQPA

BYTE

WRITE REGISTER

BWE

INPUT

REGISTERS

ENABLE

PIPELINED

ENABLE

SLEEP

CONTROL

Notes:

1. For best-practices recommendations, please refer to the Cypress application note System Design Guidelines on www.cypress.com.

2. CE is for A version of TQFP (3 Chip Enable option) and 165 fBGA package only. 119 BGA is offered only in 2 Chip Enable.

Cypress Semiconductor Corporation

Document #: 38-05540 Rev. *C

•

3901 North First Street

•

San Jose, CA 95134

•

408-943-2600

Revised February 23, 2005

12 3 4 5 6 7...31

中文翻译

下载PDF

与CY7C1362C-250BGXI相关器件

型号	品牌	获取价格	描述	数据表
CY7C1362C-250BZC	CYPRESS	获取价格	9-Mbit (256K x 36/512K x 18) Pipelined SRAM
CY7C1362C-250BZI	CYPRESS	获取价格	9-Mbit (256K x 36/512K x 18) Pipelined SRAM
CY7C1362C-250BZXC	CYPRESS	获取价格	9-Mbit (256K x 36/512K x 18) Pipelined SRAM
CY7C1362C-250BZXI	CYPRESS	获取价格	9-Mbit (256K x 36/512K x 18) Pipelined SRAM
CY7C136-30JC	CYPRESS	获取价格	2Kx8 Dual-Port Static RAM
CY7C136-30JCR	CYPRESS	获取价格	Multi-Port SRAM, 2KX8, 30ns, CMOS, PQCC52, PLASTIC, LCC-52
CY7C136-30JCT	CYPRESS	获取价格	Dual-Port SRAM, 2KX8, 30ns, CMOS, PQCC52, PLASTIC, LCC-52
CY7C136-30JI	CYPRESS	获取价格	2Kx8 Dual-Port Static RAM
CY7C136-30LC	ETC	获取价格	x8 Dual-Port SRAM
CY7C136-30NC	CYPRESS	获取价格	2Kx8 Dual-Port Static RAM

与CY7C1362C-250BGXI相关文章

塔塔电子与力积电达成技术转让协议，携手建设印度首座晶圆厂
2024-09-29

23
英特尔震撼发布：128核心256线程的至强6性能核处理器
2024-09-29

20
SK海力士量产12层HBM3E，容量高达36GB
2024-09-27

20
意法半导体传感器驱动Sphere，开启沉浸式电影新时代
2024-09-27

32

产品中心

服务支持

精选活动

关于我们

帮助中心

CY7C1362C-250BGXI

CY7C1362C-250BGXI 数据手册

与CY7C1362C-250BGXI相关器件

与CY7C1362C-250BGXI相关文章

您还可以找

产品中心

服务支持

精选活动

关于我们

帮助中心

CY7C1362C-250BGXI

CY7C1362C-250BGXI 数据手册

与CY7C1362C-250BGXI相关器件

与CY7C1362C-250BGXI相关文章

您还可以找

您在本页遇到什么问题？