5秒后页面跳转
捷配首页

Datasheet > 暂无类别数据> CY7C1021CV33-10ZSXA
CY7C1021CV33-10ZSXA PDF预览

CY7C1021CV33-10ZSXA

更新时间： 2024-01-24 13:06:24
品牌 Logo 应用领域
赛普拉斯 - CYPRESS 存储内存集成电路静态存储器光电二极管
页数 文件大小 规格书
14页 396K
描述
1-Mbit (64K x 16) Static RAM

阅读下载

中文翻译

获取价格

CY7C1021CV33-10ZSXA 技术参数

是否Rohs认证： 符合生命周期：Obsolete
零件包装代码：TSOP2包装说明：LEAD FREE, TSOP2-44
针数：44Reach Compliance Code：unknown
ECCN代码：3A991.B.2.BHTS代码：8542.32.00.41
风险等级：5.05最长访问时间：10 ns
JESD-30 代码：R-PDSO-G44JESD-609代码：e4
长度：18.415 mm内存密度：1048576 bit
内存集成电路类型：STANDARD SRAM内存宽度：16
湿度敏感等级：3功能数量：1
端子数量：44字数：65536 words
字数代码：64000工作模式：ASYNCHRONOUS
最高工作温度：85 °C最低工作温度：-40 °C
组织：64KX16封装主体材料：PLASTIC/EPOXY
封装代码：TSOP2封装形状：RECTANGULAR
封装形式：SMALL OUTLINE, THIN PROFILE并行/串行：PARALLEL
认证状态：Not Qualified座面最大高度：1.194 mm
最大供电电压 (Vsup)：3.63 V最小供电电压 (Vsup)：2.97 V
标称供电电压 (Vsup)：3.3 V表面贴装：YES
技术：CMOS温度等级：INDUSTRIAL
端子面层：Nickel/Palladium/Gold (Ni/Pd/Au)端子形式：GULL WING
端子节距：0.8 mm端子位置：DUAL
宽度：10.16 mmBase Number Matches：1

CY7C1021CV33-10ZSXA 数据手册

 浏览型号CY7C1021CV33-10ZSXA的Datasheet PDF文件第2页浏览型号CY7C1021CV33-10ZSXA的Datasheet PDF文件第3页浏览型号CY7C1021CV33-10ZSXA的Datasheet PDF文件第4页浏览型号CY7C1021CV33-10ZSXA的Datasheet PDF文件第5页浏览型号CY7C1021CV33-10ZSXA的Datasheet PDF文件第6页浏览型号CY7C1021CV33-10ZSXA的Datasheet PDF文件第7页 
CY7C1021CV33  
1-Mbit (64K x 16) Static RAM  
Features  
Functional Description  
■ Temperature ranges  
The CY7C1021CV33 is a high performance CMOS static RAM  
organized as 65,536 words by 16 bits. This device has an  
automatic power down feature that significantly reduces power  
consumption when deselected.  
❐ Commercial: 0°C to 70°C  
❐ Industrial: –40°C to 85°C  
❐ Automotive-A: –40°C to 85°C  
❐ Automotive-E: –40°C to 125°C  
Writing to the device is accomplished by taking Chip Enable (CE)  
and Write Enable (WE) inputs LOW. If Byte Low Enable (BLE) is  
LOW, then data from IO pins (IO1 through IO8), is written into the  
location specified on the address pins (A0 through A15). If Byte  
High Enable (BHE) is LOW, then data from IO pins (IO9 through  
IO16) is written into the location specified on the address pins (A0  
through A15).  
■ Pin and function compatible with CY7C1021BV33  
■ High speed  
❐ tAA = 8 ns (Commercial)  
❐ tAA = 10 ns (Industrial and Automotive-A)  
❐ tAA = 12 ns (Automotive-E)  
Reading from the device is accomplished by taking Chip Enable  
(CE) and Output Enable (OE) LOW while forcing the Write  
Enable (WE) HIGH. If Byte Low Enable (BLE) is LOW, then data  
from the memory location specified by the address pins appear  
on IO1 to IO8. If Byte High Enable (BHE) is LOW, then data from  
memory appears on IO9 to IO16. For more information, see the  
“Truth Table” on page 9 for a complete description of Read and  
Write modes.  
■ CMOS for optimum speed and power  
■ Low active power: 325 mW (max)  
■ Automatic power down when deselected  
■ Independent control of upper and lower bits  
■ AvailableinPb-freeandnonPb-free44-pin400MilSOJ, 44-pin  
TSOP II and 48-Ball FBGA packages  
The input and output pins (IO1 through IO16) are placed in a high  
impedance state when the device is deselected (CE HIGH), the  
outputs are disabled (OE HIGH), the BHE and BLE are disabled  
(BHE, BLE HIGH), or during a write operation (CE LOW and WE  
LOW).  
For best practice recommendations, refer to the Cypress  
application note AN1064, SRAM System Guidelines.  
Logic Block Diagram  
DATA IN DRIVERS  
A7  
A6  
A5  
64K x 16  
A4  
IO0–IO7  
RAM Array  
A3  
A2  
A1  
A0  
IO8–IO15  
COLUMN DECODER  
BHE  
WE  
CE  
OE  
BLE  
Cypress Semiconductor Corporation  
Document Number: 38-05132 Rev. *I  
•
198 Champion Court  
•
San Jose, CA 95134-1709  
•
408-943-2600  
Revised January 04, 2008  
[+] Feedback  
1234567...14

中文翻译

下载PDF

CY7C1021CV33-10ZSXA 替代型号

型号 品牌 替代类型 描述 数据表
CY7C1021BNV33L-10ZXC CYPRESS

完全替代

 64K x 16 Static RAM
CY7C1021CV33-10ZC CYPRESS

类似代替

 64K x 16 Static RAM

与CY7C1021CV33-10ZSXA相关器件

型号 品牌 获取价格 描述 数据表
CY7C1021CV33-10ZXC CYPRESS

获取价格

 		1-Mbit (64K x 16) Static RAM
CY7C1021CV33-10ZXI CYPRESS

获取价格

 		1-Mbit (64K x 16) Static RAM
CY7C1021CV33-10ZXIT CYPRESS

获取价格

 		Standard SRAM, 64KX16, 10ns, CMOS, PDSO44, LEAD FREE, TSOP2-44
CY7C1021CV33-12BAC CYPRESS

获取价格

 		64K x 16 Static RAM
CY7C1021CV33-12BACT CYPRESS

获取价格

 		Standard SRAM, 64KX16, 12ns, CMOS, PBGA48, 7 X 7 MM, 1.20 MM HEIGHT, FBGA-48
CY7C1021CV33-12BAE CYPRESS

获取价格

 		1-Mbit (64K x 16) Static RAM
CY7C1021CV33-12BAET CYPRESS

获取价格

 		Standard SRAM, 64KX16, 12ns, CMOS, PBGA48, 7 X 7 MM, 1.20 MM HEIGHT, FBGA-48
CY7C1021CV33-12BAI ROCHESTER

获取价格

 		Standard SRAM, 64KX16, 12ns, CMOS, PBGA48, 7 X 7 MM, 1.20 MM HEIGHT, FBGA-48
CY7C1021CV33-12BAI CYPRESS

获取价格

 		64K x 16 Static RAM
CY7C1021CV33-12BAIT CYPRESS

获取价格

 		Standard SRAM, 64KX16, 12ns, CMOS, PBGA48, 7 X 7 MM, 1.20 MM HEIGHT, FBGA-48

与CY7C1021CV33-10ZSXA相关文章

您还可以找


热门产品
PCB打样/小批量
铝基板
BOM智能配单
PCBA制造
钣金
精密CNC
模具注塑
薄膜开关
精选活动
PCBA打样特惠
四六层板品质升级
铝基板品质升级
一体化电子制造
DFM下载
服务支持
企业认证
产品展示
工厂展示
工艺能力
积分商城
关于捷配
捷配简介
企业文化
公司动态
人才招聘
联系我们
帮助中心
下单流程
付款流程
开票流程
常见问题
全球PCB制造服务专线 400-613-0088

工作时间：9:00-21:00

CEO邮箱：ceo@jiepei.com

投诉邮箱：tousu@jiepei.com

捷配网-微信公众号 微信公众号
捷配网-微信公众号 抖音公众号
资质认证：
合作快递：
支付方式：
Copyright © 2024 Jiepei.com Inc. All Rights Reserved. 版权所有:杭州捷配信息科技有限公司 浙公网安备 33010502006866号 浙ICP备10014259号-119 营业执照ICP证