5秒后页面跳转
捷配首页

Datasheet > CY74FCT162500ATPVCT
CY74FCT162500ATPVCT PDF预览

CY74FCT162500ATPVCT

更新时间： 2024-10-28 20:41:51
品牌 Logo 应用领域
德州仪器 - TI 光电二极管输出元件逻辑集成电路
页数 文件大小 规格书
6页 57K
描述
FCT SERIES, 18-BIT REGISTERED TRANSCEIVER, TRUE OUTPUT, PDSO56

阅读下载

中文翻译

获取价格

CY74FCT162500ATPVCT 技术参数

生命周期：Obsolete包装说明：SSOP,
Reach Compliance Code：unknown风险等级：5.2
其他特性：WITH INDEPENDENT OUTPUT ENABLE FOR EACH DIRECTION系列：FCT
JESD-30 代码：R-PDSO-G56长度：18.415 mm
逻辑集成电路类型：REGISTERED BUS TRANSCEIVER位数：18
功能数量：1端口数量：2
端子数量：56最高工作温度：85 °C
最低工作温度：-40 °C输出特性：3-STATE WITH SERIES RESISTOR
输出极性：TRUE封装主体材料：PLASTIC/EPOXY
封装代码：SSOP封装形状：RECTANGULAR
封装形式：SMALL OUTLINE, SHRINK PITCH传播延迟（tpd）：5.6 ns
认证状态：Not Qualified座面最大高度：2.79 mm
最大供电电压 (Vsup)：5.5 V最小供电电压 (Vsup)：4.5 V
标称供电电压 (Vsup)：5 V表面贴装：YES
技术：CMOS温度等级：INDUSTRIAL
端子形式：GULL WING端子节距：0.635 mm
端子位置：DUAL宽度：7.5 mm
Base Number Matches：1

CY74FCT162500ATPVCT 数据手册

 浏览型号CY74FCT162500ATPVCT的Datasheet PDF文件第2页浏览型号CY74FCT162500ATPVCT的Datasheet PDF文件第3页浏览型号CY74FCT162500ATPVCT的Datasheet PDF文件第4页浏览型号CY74FCT162500ATPVCT的Datasheet PDF文件第5页浏览型号CY74FCT162500ATPVCT的Datasheet PDF文件第6页 
Data sheet acquired from Cypress Semiconductor Corporation.  
Data sheet modified to remove devices not offered.  
CY74FCT16500T  
CY74FCT162500T  
SCCS056A - August 1994 - Revised October 2001  
18-Bit Registered Transceivers  
Features  
Functional Description  
• FCT-C speed at 4.6 ns  
• Ioff supports partial-power- mode operation  
• Edge-rate control circuitry for significantly improved  
noise characteristics  
• Typical output skew < 250 ps  
• ESD > 2000V  
• TSSOP (19.6-mil pitch) and SSOP (25-mil pitch)  
packages  
• Industrial temperature range of −40˚C to +85˚C  
• VCC = 5V ± 10%  
These 18-bit universal bus transceivers can be operated in  
transparent, latched, or clock modes by combining D-type  
latches and D-type flip-flops. Data flow in each direction is  
controlled by output-enable (OEAB and OEBA), latch enable  
(LEAB and LEBA), and clock inputs (CLKAB and CLKBA)  
inputs. For A-to-B data flow, the device operates in transparent  
mode when LEAB is HIGH. When LEAB is LOW, the A data is  
latched if CLKAB is held at a HIGH or LOW logic level. If LEAB  
is LOW, the A bus data is stored in the latch/flip-flop on the  
HIGH-to-LOW transition of CLKAB. OEAB performs the output  
enable function on the B port. Data flow from B-to-A is similar  
to that of A-to-B and is controlled by OEBA, LEBA, and  
CLKBA.  
CY74FCT16500T Features:  
• 64 mA sink current, 32 mA source current  
• Typical VOLP (ground bounce) <1.0V at VCC = 5V,  
TA = 25˚C  
This device is fully specified for partial-power-down  
applications using Ioff. The Ioff circuitry disables the outputs,  
preventing damaging current backflow through the device  
when it is powered down.  
CY74FCT162500T Features:  
The CY74FCT16500T is ideally suited for driving  
high-capacitance loads and low-impedance backplanes.  
• Balanced 24 mA output drivers  
• Reduced system switching noise  
• Typical VOLP (ground bounce) <0.6V at VCC = 5V,  
TA= 25˚C  
The CY74FCT162500T has 24-mA balanced output drivers  
with current limiting resistors in the outputs. This reduces the  
need for external terminating resistors and provides for  
minimal undershoot and reduced ground bounce. The  
CY74FCT162500T is ideal for driving transmission lines.  
SSOP/TSSOP  
Top View  
Logic Block Diagram  
GND  
1
2
3
4
56  
55  
54  
OEAB  
LEAB  
CLKAB  
B
1
A
1
OEAB  
GND  
GND  
53  
52  
51  
50  
B
2
A
2
5
6
CLKBA  
B
V
A
3
3
V
CC  
CC  
LEBA  
OEBA  
7
B
A
4
4
5
6
49  
48  
47  
46  
8
A
A
B
B
5
6
9
CLKAB  
LEAB  
10  
11  
GND  
GND  
A
7
B
7
45  
44  
43  
42  
41  
12  
13  
A
A
B
B
B
8
9
8
C
D
C
D
14  
15  
16  
17  
18  
9
B
1
A
10  
A
1
10  
A
A
B
11  
B
12  
11  
12  
40  
39  
38  
GND  
GND  
C
D
C
D
A
A
A
B
13  
14  
15  
19  
20  
21  
22  
23  
13  
14  
15  
B
37  
36  
35  
34  
B
V
V
CC  
CC  
B
16  
A
16  
17  
A
33  
32  
31  
30  
29  
B
17  
24  
25  
TO 17 OTHER CHANNELS  
GND  
GND  
FCT16500-1  
A
B
18  
26  
27  
28  
18  
OEBA  
LEBA  
CLKBA  
GND  
FCT16500-2  
Copyright © 2001, Texas Instruments Incorporated  
123456

中文翻译

下载PDF

与CY74FCT162500ATPVCT相关器件

型号 品牌 获取价格 描述 数据表
CY74FCT162500CTPACR CYPRESS

获取价格

 		Registered Bus Transceiver, FCT Series, 1-Func, 18-Bit, True Output, CMOS, PDSO56, 0.240 I
CY74FCT162500CTPACT CYPRESS

获取价格

 		Registered Bus Transceiver, FCT Series, 1-Func, 18-Bit, True Output, CMOS, PDSO56, 0.240 I
CY74FCT162500CTPVC TI

获取价格

 		18-Bit Registered Transceivers
CY74FCT162500CTPVCR CYPRESS

获取价格

 		Registered Bus Transceiver, FCT Series, 1-Func, 18-Bit, True Output, CMOS, PDSO56, 0.300 I
CY74FCT162500CTPVCR TI

获取价格

 		FCT SERIES, 18-BIT REGISTERED TRANSCEIVER, TRUE OUTPUT, PDSO56, 0.300 INCH, GREEN, PLASTIC
CY74FCT162500CTPVCT TI

获取价格

 		暂无描述
CY74FCT162500T TI

获取价格

 		18-Bit Registered Transceivers
CY74FCT162500TSSOP TI

获取价格

 		18-Bit Registered Transceivers
CY74FCT162500TTSSOP TI

获取价格

 		18-Bit Registered Transceivers
CY74FCT162501ATPAC ETC

获取价格

 		18-Bit Bus Transceiver

与CY74FCT162500ATPVCT相关文章

您还可以找


热门产品
PCB打样/小批量
铝基板
BOM智能配单
PCBA制造
钣金
精密CNC
模具注塑
薄膜开关
精选活动
PCBA打样特惠
四六层板品质升级
铝基板品质升级
一体化电子制造
DFM下载
服务支持
企业认证
产品展示
工厂展示
工艺能力
积分商城
关于捷配
捷配简介
企业文化
公司动态
人才招聘
联系我们
帮助中心
下单流程
付款流程
开票流程
常见问题
全球PCB制造服务专线 400-613-0088

工作时间：9:00-21:00

CEO邮箱：ceo@jiepei.com

投诉邮箱：tousu@jiepei.com

捷配网-微信公众号 微信公众号
捷配网-微信公众号 抖音公众号
资质认证：
合作快递：
支付方式：
Copyright © 2024 Jiepei.com Inc. All Rights Reserved. 版权所有:杭州捷配信息科技有限公司 浙公网安备 33010502006866号 浙ICP备10014259号-119 营业执照ICP证