Datasheet > CY2305CSXI-1HT

CY2305CSXI-1HT

更新时间： 2023-09-03 20:26:29

品牌	Logo	应用领域
英飞凌 - INFINEON		驱动光电二极管逻辑集成电路
页数	文件大小	规格书
22页	581K
描述
3.3V Zero Delay Buffer

阅读下载

中文翻译

获取价格

技术参数
数据手册

如果您发现信息不准确，欢迎纠错

CY2305CSXI-1HT 技术参数

是否无铅：	不含铅	是否Rohs认证：	符合
生命周期：	Active	零件包装代码：	SOIC
包装说明：	SOP, SOP8,.25	针数：	8
Reach Compliance Code：	compliant	ECCN代码：	EAR99
HTS代码：	8542.31.00.01	风险等级：	5.05
系列：	2305	输入调节：	STANDARD
JESD-30 代码：	R-PDSO-G8	JESD-609代码：	e3
长度：	4.889 mm	逻辑集成电路类型：	PLL BASED CLOCK DRIVER
最大I（ol）：	0.012 A	湿度敏感等级：	3
功能数量：	1	反相输出次数：
端子数量：	8	实输出次数：	4
最高工作温度：	85 °C	最低工作温度：	-40 °C
输出特性：	3-STATE	封装主体材料：	PLASTIC/EPOXY
封装代码：	SOP	封装等效代码：	SOP8,.25
封装形状：	RECTANGULAR	封装形式：	SMALL OUTLINE
峰值回流温度（摄氏度）：	260	电源：	3.3 V
传播延迟（tpd）：	8.7 ns	认证状态：	Not Qualified
Same Edge Skew-Max（tskwd）：	0.2 ns	座面最大高度：	1.727 mm
子类别：	Clock Drivers	最大供电电压 (Vsup)：	3.6 V
最小供电电压 (Vsup)：	3 V	标称供电电压 (Vsup)：	3.3 V
表面贴装：	YES	温度等级：	INDUSTRIAL
端子面层：	Matte Tin (Sn)	端子形式：	GULL WING
端子节距：	1.27 mm	端子位置：	DUAL
处于峰值回流温度下的最长时间：	30	宽度：	3.8985 mm
最小 fmax：	133.33 MHz	Base Number Matches：	1

CY2305CSXI-1HT 数据手册

CY2305C

CY2309C

3.3 V Zero Delay Clock Buffer

3.3

V Zero Delay Clock Buffer

100 MHz–133 MHz frequencies and have higher drive than the

-1 devices. All parts have on-chip phase locked loops (PLLs)

which lock to an input clock on the REF pin. The PLL feedback

is on-chip and is obtained from the CLKOUT pad.

Features

■ 10 MHz to 100–133 MHz operating range

■ Zero input and output propagation delay

■ Multiple low skew outputs

The CY2309C has two banks of four outputs each that are

controlled by the select inputs as shown in the Select Input

Decoding on page 6. If all output clocks are not required, Bank

B is three-stated. The input clock is directly applied to the outputs

by the select inputs for chip and system testing purposes.

■ One input drives five outputs (CY2305C)

■ One input drives nine outputs, grouped as 4 + 4 + 1 (CY2309C)

■ 50 ps typical cycle-to-cycle jitter (15 pF, 66 MHz)

The CY2305C and CY2309C PLLs enter a power down mode

when there are no rising edges on the REF input. In this state,

the outputs are three-stated and the PLL is turned off. This

results in less than 12.0 A of current draw for commercial

temperature devices and 25.0 Afor industrial and automotive-A

temperature parts. The CY2309C PLL shuts down in one

additional case as shown in the Select Input Decoding on page 6.

■ Test mode to bypass phase locked loop (PLL) (CY2309C) only,

see Select Input Decoding on page 6

■ Available in space saving 16-pin 150 Mil small outline

integrated circuit (SOIC) or 4.4 mm thin shrunk small outline

package (TSSOP) packages (CY2309C), and 8-pin, 150 Mil

SOIC package (CY2305C)

In the special case when S2:S1 is 1:0, the PLL is bypassed and

REF is output from DC to the maximum allowable frequency. The

part behaves as a non-zero delay buffer in this mode and the

outputs are not three-stated.

■ 3.3 V operation

■ Commercial, industrial and automotive-A flows available

Functional Description

The CY2305C or CY2309C is available in two or three different

configurations as shown in the Ordering Information on page 15.

The CY2305C-1 or CY2309C-1 is the base part. The CY2305-1H

or CY2309-1H is the high drive version of the -1. Its rise and fall

times are much faster than the -1.

The CY2305C and CY2309C are die replacement parts for

CY2305 and CY2309.

The CY2309C is a low-cost 3.3 V zero delay buffer designed to

distribute high speed clocks and is available in a 16-pin SOIC or

TSSOP package. The CY2305C is an 8-pin version of the

CY2309C. It accepts one reference input and drives out five low

skew clocks. The -1H versions of each device operate up to

For a complete list of related documentation, click here.

Logic Block Diagram – CY2305C

PLL

CLKOUT

CLK1

REF

CLK2

CLK3

CLK4

Cypress Semiconductor Corporation

Document Number: 38-07672 Rev. *Q

•

198 Champion Court

•

San Jose, CA 95134-1709

•

408-943-2600

Revised April 27, 2017

12 3 4 5 6 7...22

中文翻译

下载PDF

与CY2305CSXI-1HT相关器件

型号	品牌	获取价格	描述	数据表
CY2305CSXI-1T	CYPRESS	获取价格	3.3V Zero Delay Clock Buffer
CY2305CSXI-1T	INFINEON	获取价格	3.3V Zero Delay Buffer
CY2305ESXC-1H	CYPRESS	获取价格	Clock Driver, 2305 Series, 4 True Output(s), 0 Inverted Output(s), CMOS, PDSO8, 0.150 INCH
CY2305ESXC-1HT	CYPRESS	获取价格	Clock Driver, 2305 Series, 4 True Output(s), 0 Inverted Output(s), CMOS, PDSO8, 0.150 INCH
CY2305ESXC-1T	CYPRESS	获取价格	Clock Driver, 2305 Series, 4 True Output(s), 0 Inverted Output(s), CMOS, PDSO8, 0.150 INCH
CY2305ESXI-1	CYPRESS	获取价格	PLL Based Clock Driver, 2305 Series, 4 True Output(s), 0 Inverted Output(s), CMOS, PDSO8,
CY2305ESXI-1H	CYPRESS	获取价格	PLL Based Clock Driver, 2305 Series, 4 True Output(s), 0 Inverted Output(s), CMOS, PDSO8,
CY2305ESXI-1HT	CYPRESS	获取价格	PLL Based Clock Driver, 2305 Series, 4 True Output(s), 0 Inverted Output(s), CMOS, PDSO8,
CY2305ESXI-1T	CYPRESS	获取价格	PLL Based Clock Driver, 2305 Series, 4 True Output(s), 0 Inverted Output(s), CMOS, PDSO8,
CY2305SC-1	CYPRESS	获取价格	CY2305 and CY2309 as PCI and SDRAM Buffers

产品中心

服务支持

精选活动

关于我们

帮助中心

CY2305CSXI-1HT

CY2305CSXI-1HT 技术参数

CY2305CSXI-1HT 数据手册

与CY2305CSXI-1HT相关器件

与CY2305CSXI-1HT相关文章

您还可以找

产品中心

服务支持

精选活动

关于我们

帮助中心

CY2305CSXI-1HT

CY2305CSXI-1HT 技术参数

CY2305CSXI-1HT 数据手册

与CY2305CSXI-1HT相关器件

与CY2305CSXI-1HT相关文章

您还可以找

您在本页遇到什么问题？