Datasheet > CY15B016Q-SXE

CY15B016Q-SXE

更新时间： 2024-04-09 18:58:34

品牌	Logo	应用领域
英飞凌 - INFINEON		存储
页数	文件大小	规格书
21页	853K
描述
铁电存储器 (F-RAM)

阅读下载

中文翻译

获取价格

数据手册

如果您发现信息不准确，欢迎纠错

CY15B016Q-SXE 数据手册

CY15B016Q

Pinout

Figure 1. 8-pin SOIC pinout

HOLD

SCK

Top View

not to scale

Pin Definitions

Pin Name

I/O Type

Description

Input

Chip Select. This active LOW input activates the device. When HIGH, the device enters low-power

standby mode, ignores other inputs, and tristates the output. When LOW, the device internally

activates the SCK signal. A falling edge on CS must occur before every opcode.

SCK

Input

Serial Clock. All I/O activity is synchronized to the serial clock. Inputs are latched on the rising edge

and outputs occur on the falling edge. Because the device is synchronous, the clock frequency may

be any value between 0 and 16 MHz and may be interrupted at any time.

SI^[1]

SO^[1]

Input

Output

Input

Serial Input. All data is input to the device on this pin. The pin is sampled on the rising edge of SCK

and is ignored at other times. It should always be driven to a valid logic level to meet I_DDspecifications.

Serial Output. This is the data output pin. It is driven during a read and remains tristated at all other

times including when HOLD is LOW. Data transitions are driven on the falling edge of the serial clock.

Write Protect. This active LOW pin prevents write operation to the Status Register when WPEN is

set to ‘1’. This is critical because other write protection features are controlled through the Status

on page 7. This pin must be tied to V_DDif not used.

HOLD

Input

HOLD Pin. The HOLD pin is used when the host CPU must interrupt a memory operation for another

task. When HOLD is LOW, the current operation is suspended. The device ignores any transition on

SCK or CS. All transitions on HOLD must occur while SCK is LOW. This pin must be tied to V_DDif not

used.

V_SS

V_DD

Power supply Ground for the device. Must be connected to the ground of the system.

Power supply Power supply input to the device.

Note

1. SI may be connected to SO for a single pin data interface.

Document Number: 002-10555 Rev. *C

Page 3 of 20

1 2 345 6 7...21

中文翻译

下载PDF

与CY15B016Q-SXE相关器件

型号	品牌	获取价格	描述	数据表
CY15B016Q-SXET	INFINEON	获取价格	铁电存储器 (F-RAM)
CY15B064J	CYPRESS	获取价格	64-Kbit (8K Ã 8) Serial (I2C) Automotive F-R
CY15B064J-SXA	INFINEON	获取价格	铁电存储器 (F-RAM)
CY15B064J-SXAT	INFINEON	获取价格	铁电存储器 (F-RAM)
CY15B064J-SXE	CYPRESS	获取价格	Memory Circuit, 8KX8, CMOS, PDSO8, SOIC-8
CY15B064J-SXE	INFINEON	获取价格	铁电存储器 (F-RAM)
CY15B064J-SXET	CYPRESS	获取价格	64-Kbit (8K Ã 8) Serial (I2C) Automotive F-R
CY15B064J-SXET	INFINEON	获取价格	铁电存储器 (F-RAM)
CY15B064Q	CYPRESS	获取价格	64-Kbit (8K Ã 8) Serial (SPI) Automotive F-R
CY15B064Q-SXA	INFINEON	获取价格	铁电存储器 (F-RAM)