5秒后页面跳转
CSPU877ABV8 PDF预览

CSPU877ABV8

更新时间: 2024-11-02 20:02:27
品牌 Logo 应用领域
艾迪悌 - IDT /
页数 文件大小 规格书
13页 135K
描述
Clock Driver, PBGA52

CSPU877ABV8 技术参数

是否无铅: 含铅是否Rohs认证: 不符合
生命周期:ObsoleteReach Compliance Code:not_compliant
HTS代码:8542.39.00.01风险等级:5.92
JESD-30 代码:R-PBGA-B52JESD-609代码:e0
最大I(ol):0.009 A湿度敏感等级:3
端子数量:52最高工作温度:70 °C
最低工作温度:封装主体材料:PLASTIC/EPOXY
封装代码:FBGA封装等效代码:BGA52,6X10,25
封装形状:RECTANGULAR封装形式:GRID ARRAY, FINE PITCH
峰值回流温度(摄氏度):260电源:1.8 V
认证状态:Not Qualified子类别:Clock Drivers
标称供电电压 (Vsup):1.8 V表面贴装:YES
温度等级:COMMERCIAL端子面层:Tin/Lead (Sn63Pb37)
端子形式:BALL端子节距:0.635 mm
端子位置:BOTTOM处于峰值回流温度下的最长时间:6
Base Number Matches:1

CSPU877ABV8 数据手册

 浏览型号CSPU877ABV8的Datasheet PDF文件第2页浏览型号CSPU877ABV8的Datasheet PDF文件第3页浏览型号CSPU877ABV8的Datasheet PDF文件第4页浏览型号CSPU877ABV8的Datasheet PDF文件第5页浏览型号CSPU877ABV8的Datasheet PDF文件第6页浏览型号CSPU877ABV8的Datasheet PDF文件第7页 
1.8V PHASE LOCKED LOOP  
IDTCSPU877A  
DIFFERENTIAL 1:10 SDRAM  
CLOCK DRIVER  
FEATURES:  
DESCRIPTION:  
• 1 to 10 differential clock distribution  
• Optimized for clock distribution in DDR2 (Double Data Rate)  
SDRAM applications  
TheCSPU877AisaPLLbasedclockdriverthatactsasazerodelaybuffer  
to distribute one differential clock input pair(CLK, CLK ) to 10 differential  
output pairs (Y[0:9], Y[0:9]) and one differential pair of feedback clock output  
(FBOUT,FBOUT). Externalfeedbackpins(FBIN,FBIN)forsynchronization  
oftheoutputstotheinputreferenceisprovided.OE,OS,andAVDD controlthe  
power-downandtestmodelogic. WhenAVDD isgrounded,thePLListurned  
offandbypassedfortestmodepurposes. Whenthedifferentialclockinputs  
(CLK,CLK)arebothatlogiclow,thisdevicewillenteralowpower-downmode.  
Inthismode,thereceiversaredisabled,thePLListurnedoff,andtheoutput  
clockdriversaredisabled,resultinginacurrentconsumptiondeviceoflessthan  
500µA.  
• Operating frequency: 125MHz to 270MHz  
• Very low skew: 40ps  
• Very low jitter: 40ps  
• 1.8V AVDD and 1.8V VDDQ  
• CMOS control signal input  
• Test mode enables buffers while disabling PLL  
• Low current power-down mode  
• Tolerant of Spread Spectrum input clock  
• Available in 52-Ball VFBGA and 40-pin MLF packages  
TheCSPU877Arequiresnoexternalcomponentsandhasbeenoptimised  
forverylowphaseerror,skew,andjitter,whilemaintainingfrequencyandduty  
cycle over the operating voltage and temperature range. The CSPU877A,  
designedforuseinbothmoduleassembliesandsystemmotherboardbased  
solutions,providesanoptimumhigh-performanceclocksource.  
The CSPU877A is available in Commercial Temperature Range (0°C to  
+70°C). SeeOrderingInformationfordetails.  
APPLICATIONS:  
• Meets or exceeds JEDEC standard 82.8 for registered DDR2  
clock driver  
• Along with SSTU32864/65/66, DDR2 register, provides complete  
solution for DDR2 DIMMs  
FUNCTIONAL BLOCK DIAGRAM  
LD or OE  
POWER  
DOWN  
AND  
OE  
LD, OS, or OE  
PLL BYPASS  
Y0  
TEST  
MODE  
LOGIC  
LD  
OS  
Y0  
Y1  
AVDD  
Y1  
Y2  
Y2  
Y3  
Y3  
Y4  
Y4  
Y5  
CLK  
CLK  
Y5  
Y6  
10K- 100KΩ  
PLL  
Y6  
Y7  
FBIN  
FBIN  
Y7  
Y8  
Y8  
Y9  
Y9  
NOTE:  
The Logic Detect (LD) powers down the device when a logic LOW is applied to both CLK and CLK.  
FBOUT  
FBOUT  
The IDT logo is a registered trademark of Integrated Device Technology, Inc.  
COMMERCIAL TEMPERATURE RANGE  
JANUARY 2004  
1
c
2004 Integrated Device Technology, Inc.  
DSC-6495/4  

与CSPU877ABV8相关器件

型号 品牌 获取价格 描述 数据表
CSPU877BV8 IDT

获取价格

Clock Driver, CMOS, PBGA52
CSPU877BVG8 IDT

获取价格

CABGA-52, Reel
CSPU877NL8 IDT

获取价格

Clock Driver, CMOS, PQCC40
CSPUA877NLG IDT

获取价格

PLL Based Clock Driver, 877 Series, 10 True Output(s), 0 Inverted Output(s), PQCC40, GREEN
CSPULC3V3AE MCC

获取价格

Tape&Reel: 10Kpcs/Reel;
CSPULC5V0AE MCC

获取价格

Tape&Reel: 10Kpcs/Reel;
CSPULC5V0LB MCC

获取价格

Tape&Reel: 10Kpcs/Reel;
CSQ247D ETC

获取价格

Optoelectronic
CSQ247E CHINASEMI

获取价格

LED Display
CSQ247G CHINASEMI

获取价格

LED Display