5秒后页面跳转
CLVC573AQPWRG4Q1 PDF预览

CLVC573AQPWRG4Q1

更新时间: 2023-06-19 15:26:02
品牌 Logo 应用领域
德州仪器 - TI 驱动光电二极管逻辑集成电路锁存器
页数 文件大小 规格书
8页 192K
描述
汽车类具有三态输出的八路透明 D 类锁存器 | PW | 20 | -40 to 125

CLVC573AQPWRG4Q1 技术参数

是否无铅: 不含铅是否Rohs认证: 符合
生命周期:Active零件包装代码:TSSOP
包装说明:TSSOP, TSSOP20,.25针数:20
Reach Compliance Code:compliantHTS代码:8542.39.00.01
Factory Lead Time:8 weeks风险等级:5.28
控制类型:ENABLE LOW/HIGH系列:LVC/LCX/Z
JESD-30 代码:R-PDSO-G20JESD-609代码:e4
长度:6.5 mm负载电容(CL):50 pF
逻辑集成电路类型:BUS DRIVER最大I(ol):0.024 A
湿度敏感等级:1位数:8
功能数量:1端口数量:2
端子数量:20最高工作温度:125 °C
最低工作温度:-40 °C输出特性:3-STATE
输出极性:TRUE封装主体材料:PLASTIC/EPOXY
封装代码:TSSOP封装等效代码:TSSOP20,.25
封装形状:RECTANGULAR封装形式:SMALL OUTLINE, THIN PROFILE, SHRINK PITCH
包装方法:TR峰值回流温度(摄氏度):260
电源:3.3 V最大电源电流(ICC):0.01 mA
Prop。Delay @ Nom-Sup:6.9 ns传播延迟(tpd):8.4 ns
认证状态:Not Qualified筛选级别:AEC-Q100
座面最大高度:1.2 mm子类别:FF/Latches
最大供电电压 (Vsup):3.6 V最小供电电压 (Vsup):2 V
标称供电电压 (Vsup):2.7 V表面贴装:YES
技术:CMOS温度等级:AUTOMOTIVE
端子面层:Nickel/Palladium/Gold (Ni/Pd/Au)端子形式:GULL WING
端子节距:0.65 mm端子位置:DUAL
处于峰值回流温度下的最长时间:NOT SPECIFIED翻译:N/A
宽度:4.4 mmBase Number Matches:1

CLVC573AQPWRG4Q1 数据手册

 浏览型号CLVC573AQPWRG4Q1的Datasheet PDF文件第2页浏览型号CLVC573AQPWRG4Q1的Datasheet PDF文件第3页浏览型号CLVC573AQPWRG4Q1的Datasheet PDF文件第4页浏览型号CLVC573AQPWRG4Q1的Datasheet PDF文件第5页浏览型号CLVC573AQPWRG4Q1的Datasheet PDF文件第6页浏览型号CLVC573AQPWRG4Q1的Datasheet PDF文件第7页 
ꢀꢁꢂ ꢃ ꢄꢅ ꢆꢇ ꢂꢈ ꢉꢊ ꢋ ꢌ  
ꢍ ꢆꢎꢉꢄ ꢎ ꢏꢉꢁꢀ ꢐꢉꢏꢑ ꢁꢎ ꢒꢊꢎ ꢓꢐꢑ ꢄꢉꢎꢆ ꢔ  
ꢕ ꢖꢎ ꢔ ꢈ ꢊꢀꢎꢉꢎ ꢑ ꢍ ꢗꢎ ꢐ ꢗꢎꢀ  
SCAS714A − SEPTEMBER 2003 − REVISED MAY 2004  
D
Qualification in Accordance With  
AEC-Q100  
D
D
Supports Mixed-Mode Signal Operation on  
All Ports (5-V Input/Output Voltage With  
3.3-V V  
)
CC  
D
Qualified for Automotive Applications  
I
Supports Partial-Power-Down Mode  
off  
D
Customer-Specific Configuration Control  
Can Be Supported Along With  
Major-Change Approval  
Operation  
DW OR PW PACKAGE  
(TOP VIEW)  
D
ESD Protection Exceeds 2000 V Per  
MIL-STD-883, Method 3015; Exceeds 200 V  
Using Machine Model (C = 200 pF, R = 0)  
1
2
3
4
5
6
7
8
9
10  
20  
19  
18  
17  
16  
15  
14  
13  
12  
11  
OE  
1D  
2D  
3D  
4D  
5D  
6D  
7D  
8D  
V
CC  
1Q  
2Q  
3Q  
4Q  
5Q  
6Q  
7Q  
8Q  
LE  
D
D
D
D
Operates From 2 V to 3.6 V  
Inputs Accept Voltages to 5.5 V  
Max t of 6.9 ns at 3.3 V  
pd  
Typical V  
<0.8 V at V  
(Output Ground Bounce)  
OLP  
CC  
= 3.3 V, T = 25°C  
A
D
Typical V  
(Output V  
Undershoot)  
OHV  
OH  
>2 V at V  
= 3.3 V, T = 25°C  
CC  
A
GND  
Contact factory for details. Q100 qualification data available on  
request.  
description/ordering information  
The SN74LVC573A octal transparent D-type latch is designed for 2.7-V to 3.6-V V  
operation.  
CC  
This device features 3-state outputs designed specifically for driving highly capacitive or relatively  
low-impedance loads. It is particularly suitable for implementing buffer registers, input/output (I/O) ports,  
bidirectional bus drivers, and working registers.  
While the latch-enable (LE) input is high, the Q outputs follow the data (D) inputs. When LE is taken low, the  
Q outputs are latched at the logic levels at the D inputs.  
A buffered output-enable (OE) input can be used to place the eight outputs in either a normal logic state (high  
or low logic levels) or the high-impedance state. In the high-impedance state, the outputs neither load nor drive  
the bus lines significantly. The high-impedance state and increased drive provide the capability to drive bus  
lines without interface or pullup components.  
OE does not affect the internal operations of the latches. Old data can be retained or new data can be entered  
while the outputs are in the high-impedance state.  
This device is fully specified for partial-power-down applications using I . The I circuitry disables the outputs,  
off  
off  
preventing damaging current backflow through the device when it is powered down.  
ORDERING INFORMATION  
ORDERABLE  
PART NUMBER  
TOP-SIDE  
MARKING  
PACKAGE  
T
A
SOIC − DW  
Reel of 2000  
Reel of 2000  
SN74LVC573AQDWRQ1  
SN74LVC573AQPWRQ1  
L573AQ1  
L573AQ1  
−40°C to 125°C  
TSSOP − PW  
Package drawings, standard packing quantities, thermal data, symbolization, and PCB design guidelines are  
available at www.ti.com/sc/package.  
Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of  
Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.  
ꢎꢣ  
Copyright 2004, Texas Instruments Incorporated  
ꢟ ꢣ ꢠ ꢟꢘ ꢙꢭ ꢛꢚ ꢞ ꢦꢦ ꢤꢞ ꢜ ꢞ ꢝ ꢣ ꢟ ꢣ ꢜ ꢠ ꢨ  
1
POST OFFICE BOX 655303 DALLAS, TEXAS 75265  

CLVC573AQPWRG4Q1 替代型号

型号 品牌 替代类型 描述 数据表
SN74LVC573AQPWRQ1 TI

完全替代

OCTAL TRANSPARENT D-TYPE LATCH
V62/04667-01YE TI

类似代替

OCTAL TRANSPARENT D-TYPE LATCH WITH 3-STATE OUTPUTS
SN74LVC573AQPWREP TI

类似代替

OCTAL TRANSPARENT D-TYPE LATCH WITH 3-STATE OUTPUTS

与CLVC573AQPWRG4Q1相关器件

型号 品牌 获取价格 描述 数据表
CLVC574AQDWRG4Q1 TI

获取价格

OCTAL EDGE-TRIGGERED D-TYPE FLIP-FLOP WITH 3-STATE OUTPUTS
CLVC574AQPWRG4Q1 TI

获取价格

OCTAL EDGE-TRIGGERED D-TYPE FLIP-FLOP WITH 3-STATE OUTPUTS
CLVC7001AWBQARQ1 TI

获取价格

具有施密特触发输入的汽车类四通道双输入 1.2V 至 3.6V 与门 | BQA | 14
CLVC7002AWBQARQ1 TI

获取价格

具有施密特触发输入的汽车级 4 通道、4 输入、1.65V 至 3.6V、24mA 驱动强
CLVC7266AWBQARQ1 TI

获取价格

具有施密特触发输入的汽车级四通道双输入异或非门 | BQA | 14 | -40 to 1
CLVC8T245MRHLTEP TI

获取价格

具有可配置电压转换和三态输出的增强型产品 8 位双电源总线收发器 | RHL | 24 |
CLVCC3245AIDBREP TI

获取价格

OCTAL BUS TRANSCEIVER WITH ADJUSTABLE OUTPUT VOLTAGE AND 3-STATE OUTPUTS
CLVCC3245AIDWREP TI

获取价格

OCTAL BUS TRANSCEIVER WITH ADJUSTABLE OUTPUT VOLTAGE AND 3-STATE OUTPUTS
CLVCC3245AIPWREP TI

获取价格

OCTAL BUS TRANSCEIVER WITH ADJUSTABLE OUTPUT VOLTAGE AND 3-STATE OUTPUTS
CLVCC4245AMPWREP TI

获取价格

具有可配置输出电压和三态输出的增强型产品八路双电源总线收发器 | PW | 24 | -5