5秒后页面跳转
CLVC574AQPWRG4Q1 PDF预览

CLVC574AQPWRG4Q1

更新时间: 2024-11-18 12:22:31
品牌 Logo 应用领域
德州仪器 - TI 总线驱动器总线收发器触发器逻辑集成电路光电二极管输出元件
页数 文件大小 规格书
11页 219K
描述
OCTAL EDGE-TRIGGERED D-TYPE FLIP-FLOP WITH 3-STATE OUTPUTS

CLVC574AQPWRG4Q1 技术参数

是否无铅: 不含铅是否Rohs认证: 符合
生命周期:Active零件包装代码:TSSOP
包装说明:TSSOP, TSSOP20,.25针数:20
Reach Compliance Code:compliantECCN代码:EAR99
HTS代码:8542.39.00.01风险等级:0.97
Is Samacsys:N控制类型:INDEPENDENT CONTROL
计数方向:UNIDIRECTIONAL系列:LVC/LCX/Z
JESD-30 代码:R-PDSO-G20JESD-609代码:e4
长度:6.5 mm负载电容(CL):50 pF
逻辑集成电路类型:BUS DRIVER最大频率@ Nom-Sup:150000000 Hz
最大I(ol):0.024 A湿度敏感等级:1
位数:8功能数量:1
端口数量:2端子数量:20
最高工作温度:125 °C最低工作温度:-40 °C
输出特性:3-STATE输出极性:TRUE
封装主体材料:PLASTIC/EPOXY封装代码:TSSOP
封装等效代码:TSSOP20,.25封装形状:RECTANGULAR
封装形式:SMALL OUTLINE, THIN PROFILE, SHRINK PITCH包装方法:TR
峰值回流温度(摄氏度):260电源:3.3 V
最大电源电流(ICC):0.01 mAProp。Delay @ Nom-Sup:7 ns
传播延迟(tpd):8 ns认证状态:Not Qualified
筛选级别:AEC-Q100座面最大高度:1.2 mm
子类别:FF/Latches最大供电电压 (Vsup):3.6 V
最小供电电压 (Vsup):2 V标称供电电压 (Vsup):2.7 V
表面贴装:YES技术:CMOS
温度等级:AUTOMOTIVE端子面层:Nickel/Palladium/Gold (Ni/Pd/Au)
端子形式:GULL WING端子节距:0.65 mm
端子位置:DUAL处于峰值回流温度下的最长时间:NOT SPECIFIED
翻译:N/A触发器类型:POSITIVE EDGE
宽度:4.4 mmBase Number Matches:1

CLVC574AQPWRG4Q1 数据手册

 浏览型号CLVC574AQPWRG4Q1的Datasheet PDF文件第2页浏览型号CLVC574AQPWRG4Q1的Datasheet PDF文件第3页浏览型号CLVC574AQPWRG4Q1的Datasheet PDF文件第4页浏览型号CLVC574AQPWRG4Q1的Datasheet PDF文件第5页浏览型号CLVC574AQPWRG4Q1的Datasheet PDF文件第6页浏览型号CLVC574AQPWRG4Q1的Datasheet PDF文件第7页 
SN74LVC574A-Q1  
www.ti.com ............................................................................................................................................... SCAS715BSEPTEMBER 2003REVISED APRIL 2008  
OCTAL EDGE-TRIGGERED D-TYPE FLIP-FLOP  
WITH 3-STATE OUTPUTS  
1
FEATURES  
DW OR PW PACKAGE  
Qualified for Automotive Applications  
(TOP VIEW)  
ESD Protection Exceeds 2000 V Per  
MIL-STD-883, Method 3015; Exceeds 200 V  
Using Machine Model (C = 200 pF, R = 0)  
OE  
1D  
V
CC  
1
2
3
4
5
6
7
8
9
10  
20  
19  
1Q  
2D  
3D  
4D  
5D  
18 2Q  
17 3Q  
Operates From 2 V to 3.6 V  
Inputs Accept Voltages to 5.5 V  
Max tpd of 7 ns at 3.3 V  
16  
15  
14  
13  
12  
11  
4Q  
5Q  
6Q  
7Q  
8Q  
CLK  
Typical VOLP (Output Ground Bounce) < 0.8 V  
at VCC = 3.3 V, TA = 25°C  
6D  
7D  
8D  
GND  
Typical VOHV (Output VOH Undershoot) > 2 V at  
VCC = 3.3 V, TA = 25°C  
Supports Mixed-Mode Signal Operation on All  
Ports (5-V Input/Output Voltage With 3.3-V VCC  
)
Ioff Supports Partial-Power-Down Mode  
Operation  
DESCRIPTION/ORDERING INFORMATION  
The SN74LVC574A octal edge-triggered D-type flip-flop is designed for 2.7-V to 3.6-V VCC operation.  
This device features 3-state outputs designed specifically for driving highly capacitive or relatively low-impedance  
loads. It is particularly suitable for implementing buffer registers, I/O ports, bidirectional bus drivers, and working  
registers.  
On the positive transition of the clock (CLK) input, the Q outputs are set to the logic levels at the data (D) inputs.  
A buffered output-enable (OE) input can be used to place the eight outputs in either a normal logic state (high or  
low logic levels) or the high-impedance state. In the high-impedance state, the outputs neither load nor drive the  
bus lines significantly. The high-impedance state and increased drive provide the capability to drive bus lines  
without interface or pullup components.  
OE does not affect the internal operations of the flip-flops. Old data can be retained or new data can be entered  
while the outputs are in the high-impedance state.  
This device is fully specified for partial-power-down applications using Ioff. The Ioff circuitry disables the outputs,  
preventing damaging current backflow through the device when it is powered down.  
To ensure the high-impedance state during power up or power down, OE should be tied to VCC through a pullup  
resistor; the minimum value of the resistor is determined by the current-sinking capability of the driver.  
Inputs can be driven from either 3.3-V or 5-V devices. This feature allows the use of thIs device as a translator in  
a mixed 3.3-V/5-V system environment.  
1
Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of  
Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.  
PRODUCTION DATA information is current as of publication date.  
Copyright © 2003–2008, Texas Instruments Incorporated  
Products conform to specifications per the terms of the Texas  
Instruments standard warranty. Production processing does not  
necessarily include testing of all parameters.  

CLVC574AQPWRG4Q1 替代型号

型号 品牌 替代类型 描述 数据表
SN74LVC574AQPWRQ1 TI

完全替代

OCTAL EDGE-TRIGGERED D-TYPE FLIP-FLOP WITH 3-STATE OUTPUTS
V62/04668-01YE TI

类似代替

OCTAL EDGE-TRIGGERED D-TYPE FLIP-FLOP WITH 3-STATE OUTPUTS
SN74LVC574AQPWREP TI

类似代替

OCTAL EDGE-TRIGGERED D-TYPE FLIP-FLOP WITH 3-STATE OUTPUTS

与CLVC574AQPWRG4Q1相关器件

型号 品牌 获取价格 描述 数据表
CLVC7001AWBQARQ1 TI

获取价格

具有施密特触发输入的汽车类四通道双输入 1.2V 至 3.6V 与门 | BQA | 14
CLVC7002AWBQARQ1 TI

获取价格

具有施密特触发输入的汽车级 4 通道、4 输入、1.65V 至 3.6V、24mA 驱动强
CLVC7266AWBQARQ1 TI

获取价格

具有施密特触发输入的汽车级四通道双输入异或非门 | BQA | 14 | -40 to 1
CLVC8T245MRHLTEP TI

获取价格

具有可配置电压转换和三态输出的增强型产品 8 位双电源总线收发器 | RHL | 24 |
CLVCC3245AIDBREP TI

获取价格

OCTAL BUS TRANSCEIVER WITH ADJUSTABLE OUTPUT VOLTAGE AND 3-STATE OUTPUTS
CLVCC3245AIDWREP TI

获取价格

OCTAL BUS TRANSCEIVER WITH ADJUSTABLE OUTPUT VOLTAGE AND 3-STATE OUTPUTS
CLVCC3245AIPWREP TI

获取价格

OCTAL BUS TRANSCEIVER WITH ADJUSTABLE OUTPUT VOLTAGE AND 3-STATE OUTPUTS
CLVCC4245AMPWREP TI

获取价格

具有可配置输出电压和三态输出的增强型产品八路双电源总线收发器 | PW | 24 | -5
CLVCC4245AMPWREPG4 TI

获取价格

具有可配置输出电压和三态输出的增强型产品八路双电源总线收发器 | PW | 24 | -5
CLVCH16652AIDGGREP TI

获取价格

16-BIT BUS TRANSCEIVER AND REGISTER WITH 3-STATE OUTPUTS