5秒后页面跳转
CDCLVP1102RGTR PDF预览

CDCLVP1102RGTR

更新时间: 2024-02-05 13:49:26
品牌 Logo 应用领域
德州仪器 - TI 时钟驱动器逻辑集成电路
页数 文件大小 规格书
22页 753K
描述
Two LVPECL Output, High-Performance Clock Buffer

CDCLVP1102RGTR 技术参数

是否无铅:不含铅是否Rohs认证:符合
生命周期:Active零件包装代码:QFN
包装说明:QFN-16针数:16
Reach Compliance Code:compliantECCN代码:EAR99
HTS代码:8542.39.00.01Factory Lead Time:6 weeks
风险等级:1.25Is Samacsys:N
其他特性:DUMMY VAL系列:CDC
输入调节:DIFFERENTIALJESD-30 代码:S-PQCC-N16
JESD-609代码:e4长度:3 mm
逻辑集成电路类型:LOW SKEW CLOCK DRIVER湿度敏感等级:2
功能数量:1反相输出次数:
端子数量:16实输出次数:2
最高工作温度:85 °C最低工作温度:-40 °C
输出特性:OPEN-EMITTER封装主体材料:PLASTIC/EPOXY
封装代码:HVQCCN封装等效代码:LCC16,.12SQ,20
封装形状:SQUARE封装形式:CHIP CARRIER, HEAT SINK/SLUG, VERY THIN PROFILE
包装方法:TR峰值回流温度(摄氏度):260
电源:2.5/3.3 V最大电源电流(ICC):33 mA
Prop。Delay @ Nom-Sup:0.45 ns传播延迟(tpd):0.43 ns
认证状态:Not QualifiedSame Edge Skew-Max(tskwd):0.01 ns
座面最大高度:1 mm子类别:Clock Drivers
最大供电电压 (Vsup):2.625 V最小供电电压 (Vsup):2.375 V
标称供电电压 (Vsup):2.5 V表面贴装:YES
温度等级:INDUSTRIAL端子面层:Nickel/Palladium/Gold (Ni/Pd/Au)
端子形式:NO LEAD端子节距:0.5 mm
端子位置:QUAD处于峰值回流温度下的最长时间:NOT SPECIFIED
宽度:3 mm最小 fmax:2000 MHz
Base Number Matches:1

CDCLVP1102RGTR 数据手册

 浏览型号CDCLVP1102RGTR的Datasheet PDF文件第2页浏览型号CDCLVP1102RGTR的Datasheet PDF文件第3页浏览型号CDCLVP1102RGTR的Datasheet PDF文件第4页浏览型号CDCLVP1102RGTR的Datasheet PDF文件第5页浏览型号CDCLVP1102RGTR的Datasheet PDF文件第6页浏览型号CDCLVP1102RGTR的Datasheet PDF文件第7页 
CDCLVP1102  
www.ti.com  
SCAS884C AUGUST 2009REVISED AUGUST 2011  
Two LVPECL Output,  
High-Performance Clock Buffer  
Check for Samples: CDCLVP1102  
1
FEATURES  
DESCRIPTION  
The CDCLVP1102 is a highly versatile, low additive  
2
1:2 Differential Buffer  
Single Clock Input  
jitter buffer that can generate two copies of LVPECL  
clock outputs from one LVPECL, LVDS, or LVCMOS  
input for a variety of communication applications. It  
has a maximum clock frequency up to 2 GHz. The  
overall additive jitter performance is less than 0.1 ps,  
RMS from 10 kHz to 20 MHz, and overall output  
skew is as low as 10 ps, making the device a perfect  
choice for use in demanding applications.  
Universal Inputs Can Accept LVPECL, LVDS,  
LVCMOS/LVTTL  
Two LVPECL Outputs  
Maximum Clock Frequency: 2 GHz  
Maximum Core Current Consumption: 33 mA  
Very Low Additive Jitter: <100 fs,rms in 10-kHz  
to 20-MHz Offset Range  
The CDCLVP1102 clock buffer distributes a single  
clock input (IN) to two pairs of differential LVPECL  
clock outputs (OUT0, OUT1) with minimum skew for  
clock distribution. The inputs can be LVPECL, LVDS,  
or LVCMOS/LVTTL.  
2.375 V to 3.6 V Device Power Supply  
Maximum Propagation Delay: 450 ps  
Maximum Output Skew: 10 ps  
The CDCLVP1102 is specifically designed for driving  
50-transmission lines. When driving the inputs in  
single-ended mode, the LVPECL bias voltage  
(VAC_REF) should be applied to the unused negative  
input pin. However, for high-speed performance up to  
2 GHz, differential mode is strongly recommended.  
LVPECL Reference Voltage, VAC_REF, Available  
for Capacitive-Coupled Inputs  
Industrial Temperature Range: 40°C to +85°C  
Available in 3-mm × 3-mm QFN-16 (RGT)  
Package  
ESD Protection Exceeds 2 kV (HBM)  
The CDCLVP1102 is characterized for operation  
from 40°C to +85°C and is available in a QFN-16,  
3-mm × 3-mm package.  
APPLICATIONS  
Wireless Communications  
Telecommunications/Networking  
Medical Imaging  
Test and Measurement Equipment  
VCC  
OUTP[1,0]  
INP  
INN  
2
LVPECL  
OUTN[1,0]  
2
Reference  
Generator  
VAC_REF  
GND  
1
Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas  
Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.  
2
All trademarks are the property of their respective owners.  
PRODUCTION DATA information is current as of publication date.  
Products conform to specifications per the terms of the Texas  
Instruments standard warranty. Production processing does not  
necessarily include testing of all parameters.  
Copyright © 20092011, Texas Instruments Incorporated  

CDCLVP1102RGTR 替代型号

型号 品牌 替代类型 描述 数据表
CDCLVP1102RGTT TI

完全替代

Two LVPECL Output, High-Performance Clock Buffer
CDCLVD1208RHDR TI

功能相似

2:8 Low Additive Jitter LVDS Buffer

与CDCLVP1102RGTR相关器件

型号 品牌 获取价格 描述 数据表
CDCLVP1102RGTT TI

获取价格

Two LVPECL Output, High-Performance Clock Buffer
CDCLVP110LQFP TI

获取价格

LOW-VOLTAGE 1:10 LVPECL/HSTL WITH SELECTABLE INPUT CLOCK DRIVER
CDCLVP110MVFR TI

获取价格

1:10 LVPECL/HSTL 至 LVPECL 时钟驱动器 | VF | 32 | -
CDCLVP110VF TI

获取价格

LOW-VOLTAGE 1:10 LVPECL/HSTL WITH SELECTABLE INPUT CLOCK DRIVER
CDCLVP110VFG4 TI

获取价格

1:10 LVPECL/HSTL 至 LVPECL 时钟驱动器 | VF | 32 | -
CDCLVP110VFR TI

获取价格

LOW-VOLTAGE 1:10 LVPECL/HSTL WITH SELECTABLE INPUT CLOCK DRIVER
CDCLVP111 TI

获取价格

LOW-VOLTAGE 1:10 LVPECL WITH SELECTABLE INPUT CLOCK DRIVER
CDCLVP111-EP TI

获取价格

具有可选输入的 HiRel、1:10 LVPECL 缓冲器
CDCLVP111HFG/EM TI

获取价格

1:10 High Speed Clock Buffer with Selectable Input Clock Driver 36-CFP 25 to 25
CDCLVP111MVFREP TI

获取价格

1:10 LVPECL Buffer with Selectable Input 32-LQFP -55 to 125