5秒后页面跳转
CD74HC390M PDF预览

CD74HC390M

更新时间: 2024-11-01 23:00:39
品牌 Logo 应用领域
德州仪器 - TI 计数器
页数 文件大小 规格书
8页 47K
描述
High Speed CMOS Logic Dual Decade Ripple Counter

CD74HC390M 技术参数

是否无铅:不含铅是否Rohs认证:符合
生命周期:Active零件包装代码:SOIC
包装说明:SOP, SOP16,.25针数:16
Reach Compliance Code:compliantECCN代码:EAR99
HTS代码:8542.39.00.01Factory Lead Time:1 week
风险等级:0.98Samacsys Confidence:4
Samacsys Status:ReleasedSamacsys PartID:299048
Samacsys Pin Count:16Samacsys Part Category:Integrated Circuit
Samacsys Package Category:OtherSamacsys Footprint Name:16 Ld SOIC
Samacsys Released Date:2020-03-04 14:14:49Is Samacsys:N
其他特性:DIVIDE BY 2 AND DIVIDE BY 5 FUNCTIONS计数方向:UP
系列:HC/UHJESD-30 代码:R-PDSO-G16
JESD-609代码:e4长度:9.9 mm
负载电容(CL):50 pF负载/预设输入:NO
逻辑集成电路类型:DECADE COUNTER最大频率@ Nom-Sup:20000000 Hz
最大I(ol):0.0052 A工作模式:ASYNCHRONOUS
湿度敏感等级:1位数:4
功能数量:2端子数量:16
最高工作温度:125 °C最低工作温度:-55 °C
封装主体材料:PLASTIC/EPOXY封装代码:SOP
封装等效代码:SOP16,.25封装形状:RECTANGULAR
封装形式:SMALL OUTLINE包装方法:TUBE
峰值回流温度(摄氏度):260电源:2/6 V
最大电源电流(ICC):0.08 mAProp。Delay @ Nom-Sup:52 ns
传播延迟(tpd):550 ns认证状态:Not Qualified
座面最大高度:1.75 mm子类别:Counters
最大供电电压 (Vsup):6 V最小供电电压 (Vsup):2 V
标称供电电压 (Vsup):4.5 V表面贴装:YES
技术:CMOS温度等级:MILITARY
端子面层:Nickel/Palladium/Gold (Ni/Pd/Au)端子形式:GULL WING
端子节距:1.27 mm端子位置:DUAL
处于峰值回流温度下的最长时间:NOT SPECIFIED触发器类型:NEGATIVE EDGE
宽度:3.91 mm最小 fmax:24 MHz
Base Number Matches:1

CD74HC390M 数据手册

 浏览型号CD74HC390M的Datasheet PDF文件第2页浏览型号CD74HC390M的Datasheet PDF文件第3页浏览型号CD74HC390M的Datasheet PDF文件第4页浏览型号CD74HC390M的Datasheet PDF文件第5页浏览型号CD74HC390M的Datasheet PDF文件第6页浏览型号CD74HC390M的Datasheet PDF文件第7页 
CD74HC390,  
CD74HCT390  
Data sheet acquired from Harris Semiconductor  
SCHS185  
High Speed CMOS Logic  
September 1997  
Dual Decade Ripple Counter  
Features  
Description  
• Two BCD Decade or Bi-Quinary Counters  
The Harris CD74HC390 and CD574HCT390 dual 4-bit  
decade ripple counters are high-speed silicon-gate CMOS  
devices and are pin compatible with low-power Schottky TTL  
(LSTTL). These devices are divided into four separately  
clocked sections. The counters have two divide-by-2 sec-  
tions and two divide-by-5 sections. These sections are nor-  
mally used in a BCD decade or bi-quinary configuration,  
since they share a common master reset (nMR). If the two  
master reset inputs (1MR and 2MR) are used to simulta-  
neously clear all 8 bits of the counter, a number of counting  
configurations are possible within one package. The sepa-  
rate clock inputs (nCP0 and nCP1) of each section allow rip-  
ple counter or frequency division applications of divide-by-2,  
4. 5, 10, 20, 25, 50 or 100. Each section is triggered by the  
High-to-Low transition of the input pulses (nCP0 and nCP1).  
• One Package Can Be Configured to Divide-by-2, 4,  
5,10, 20, 25, 50 or 100  
[ /Title  
(CD74  
HC390  
,
CD74  
HCT39  
0)  
/Sub-  
ject  
(High  
Speed  
CMOS  
• Two Master Reset Inputs to Clear Each Decade  
Counter Individually  
• Fanout (Over Temperature Range)  
- Standard Outputs. . . . . . . . . . . . . . . 10 LSTTL Loads  
- Bus Driver Outputs . . . . . . . . . . . . . 15 LSTTL Loads  
o
o
• Wide Operating Temperature Range . . . -55 C to 125 C  
• Balanced Propagation Delay and Transition Times  
• Significant Power Reduction Compared to LSTTL  
Logic ICs  
For BCD decade operation, the nQ0 output is connected to  
the nCP1 input of the divide-by-5 section. For bi-quinary  
decade operation, the nO3 output is connected to the nCP0  
• HC Types  
- 2V to 6V Operation  
input and nQ becomes the decade output.  
0
- High Noise Immunity: N = 30%, N = 30% of V  
IL IH CC  
at V  
= 5V  
The master reset inputs (1MR and 2MR) are active-High  
asynchronous inputs to each decade counter which oper-  
ates on the portion of the counter identified by the “1” and “2”  
prefixes in the pin configuration. A High level on the nMR  
input overrides the clock and sets the four outputs Low.  
CC  
• HCT Types  
- 4.5V to 5.5V Operation  
- Direct LSTTL Input Logic Compatibility,  
V = 0.8V (Max), V = 2V (Min)  
IL IH  
- CMOS Input Compatibility, I 1µA at V , V  
Ordering Information  
l
OL OH  
PKG.  
o
PART NUMBER TEMP. RANGE ( C) PACKAGE  
NO.  
E16.3  
E16.3  
Pinout  
CD74HC390E  
CD74HCT390E  
CD74HC390M  
CD74HCT390M  
NOTES:  
-55 to 125  
-55 to 125  
-55 to 125  
-55 to 125  
16 Ld PDIP  
16 Ld PDIP  
CD74HC390, CD74HCT390  
TOP VIEW  
1CP0  
1MR  
1
2
3
4
5
6
7
8
16 V  
CC  
16 Ld SOIC M16.15  
16 Ld SOIC M16.15  
15 2CP0  
14 2MR  
13 2Q0  
1Q  
0
1CP1  
1. When ordering, use the entire part number. Add the suffix 96 to  
obtain the variant in the tape and reel.  
1Q  
1Q  
1Q  
12 2CP1  
1
2
3
11 2Q  
10 2Q  
1
2
3
2. Wafer for this part number is available which meets all electrical  
specifications. Please contact your local sales office or Harris  
customer service for ordering information.  
9
2Q  
GND  
CAUTION: These devices are sensitive to electrostatic discharge. Users should follow proper IC Handling Procedures.  
File Number 1838.2  
Copyright © Harris Corporation 1997  
1

CD74HC390M 替代型号

型号 品牌 替代类型 描述 数据表
CD74HC390M96G4 TI

完全替代

High-Speed CMOS Logic Dual Decade Ripple Counter
CD74HC390M96E4 TI

完全替代

High-Speed CMOS Logic Dual Decade Ripple Counter
CD74HC390EE4 TI

完全替代

High-Speed CMOS Logic Dual Decade Ripple Counter

与CD74HC390M相关器件

型号 品牌 获取价格 描述 数据表
CD74HC390M96 TI

获取价格

High-Speed CMOS Logic Dual Decade Ripple Counter
CD74HC390M96E4 TI

获取价格

High-Speed CMOS Logic Dual Decade Ripple Counter
CD74HC390M96G4 TI

获取价格

High-Speed CMOS Logic Dual Decade Ripple Counter
CD74HC390ME4 TI

获取价格

High-Speed CMOS Logic Dual Decade Ripple Counter
CD74HC390MG4 TI

获取价格

High-Speed CMOS Logic Dual Decade Ripple Counter
CD74HC390MT TI

获取价格

High-Speed CMOS Logic Dual Decade Ripple Counter
CD74HC390MTE4 TI

获取价格

High-Speed CMOS Logic Dual Decade Ripple Counter
CD74HC390MTG4 TI

获取价格

High-Speed CMOS Logic Dual Decade Ripple Counter
CD74HC393 TI

获取价格

High Speed CMOS Logic Dual 4 -Stage Binary Counter
CD74HC393E TI

获取价格

High Speed CMOS Logic Dual 4 -Stage Binary Counter