5秒后页面跳转
捷配首页

Datasheet > 逻辑 > 运算电路> CD74HC147PWTG4
CD74HC147PWTG4 PDF预览

CD74HC147PWTG4

更新时间： 2024-11-02 05:18:11
品牌 Logo 应用领域
德州仪器 - TI 运算电路逻辑集成电路光电二极管编码器
页数 文件大小 规格书
16页 401K
描述
High-Speed CMOS Logic 10- to 4-Line Priority Encoder

阅读下载

中文翻译

获取价格

CD74HC147PWTG4 技术参数

是否无铅： 不含铅是否Rohs认证： 符合
生命周期：Obsolete零件包装代码：TSSOP
包装说明：TSSOP, TSSOP16,.25针数：16
Reach Compliance Code：unknownHTS代码：8542.39.00.01
风险等级：5.24Is Samacsys：N
其他特性：9 TO 4 LINE PRIORITY ENCODER系列：HC/UH
JESD-30 代码：R-PDSO-G16JESD-609代码：e4
长度：5 mm逻辑集成电路类型：ENCODER
湿度敏感等级：1位数：9
功能数量：1端子数量：16
最高工作温度：125 °C最低工作温度：-55 °C
输出极性：TRUE封装主体材料：PLASTIC/EPOXY
封装代码：TSSOP封装等效代码：TSSOP16,.25
封装形状：RECTANGULAR封装形式：SMALL OUTLINE, THIN PROFILE, SHRINK PITCH
峰值回流温度（摄氏度）：260电源：2/6 V
传播延迟（tpd）：240 ns认证状态：Not Qualified
座面最大高度：1.2 mm子类别：Arithmetic Circuits
最大供电电压 (Vsup)：6 V最小供电电压 (Vsup)：2 V
标称供电电压 (Vsup)：4.5 V表面贴装：YES
技术：CMOS温度等级：MILITARY
端子面层：Nickel/Palladium/Gold (Ni/Pd/Au)端子形式：GULL WING
端子节距：0.65 mm端子位置：DUAL
处于峰值回流温度下的最长时间：NOT SPECIFIED宽度：4.4 mm
Base Number Matches：1

CD74HC147PWTG4 数据手册

 浏览型号CD74HC147PWTG4的Datasheet PDF文件第2页浏览型号CD74HC147PWTG4的Datasheet PDF文件第3页浏览型号CD74HC147PWTG4的Datasheet PDF文件第4页浏览型号CD74HC147PWTG4的Datasheet PDF文件第5页浏览型号CD74HC147PWTG4的Datasheet PDF文件第6页浏览型号CD74HC147PWTG4的Datasheet PDF文件第7页 
CD54HC147, CD74HC147,  
CD74HCT147  
Data sheet acquired from Harris Semiconductor  
SCHS149F  
High-Speed CMOS Logic  
September 1997 - Revised November 2003  
10- to 4-Line Priority Encoder  
provide binary representation on the four active LOW inputs  
(Y0 to Y3). A priority is assigned to each input so that when  
two or more inputs are simultaneously active, the input with  
the highest priority is represented on the output, with input  
Features  
[ /Title  
(CD74  
HC147  
,
CD74  
HCT14  
7)  
• Buffered Inputs and Outputs  
• Typical Propagation Delay: 13ns at V  
o
= 5V,  
CC  
line l having the highest priority.  
9
C = 15pF, T = 25 C  
L
A
These devices provide the 10-line to 4-line priority encoding  
function by use of the implied decimal “zero”. The “zero” is  
encoded when all nine data inputs are HIGH, forcing all four  
outputs HIGH.  
• Fanout (Over Temperature Range)  
- Standard Outputs. . . . . . . . . . . . . . . 10 LSTTL Loads  
- Bus Driver Outputs . . . . . . . . . . . . . 15 LSTTL Loads  
o
o
• Wide Operating Temperature Range . . . -55 C to 125 C  
• Balanced Propagation Delay and Transition Times  
/Sub-  
ject  
Ordering Information  
(High  
Speed  
CMOS  
Logic  
10-to-4  
Line  
Prior-  
ity  
Encode  
r)  
TEMP. RANGE  
o
• Significant Power Reduction Compared to LSTTL  
Logic ICs  
PART NUMBER  
CD54HC147F3A  
CD74HC147E  
( C)  
PACKAGE  
16 Ld CERDIP  
16 Ld PDIP  
-55 to 125  
-55 to 125  
-55 to 125  
-55 to 125  
-55 to 125  
-55 to 125  
-55 to 125  
-55 to 125  
-55 to 125  
-55 to 125  
• HC Types  
- 2V to 6V Operation  
- High Noise Immunity: N = 30%, N = 30% of V  
IL IH CC  
CD74HC147M  
16 Ld SOIC  
16 Ld SOIC  
16 Ld SOIC  
16 Ld SOP  
at V  
= 5V  
CC  
CD74HC147MT  
CD74HC147M96  
CD74HC147NSR  
CD74HC147PW  
CD74HC147PWR  
CD74HC147PWT  
CD74HCT147E  
• HCT Types  
- 4.5V to 5.5V Operation  
- Direct LSTTL Input Logic Compatibility,  
V = 0.8V (Max), V = 2V (Min)  
IL IH  
- CMOS Input Compatibility, I ≤ 1µA at V , V  
OL OH  
16 Ld TSSOP  
16 Ld TSSOP  
16 Ld TSSOP  
16 Ld PDIP  
l
/Autho  
r ()  
Description  
/Key-  
words  
(High  
Speed  
CMOS  
Logic  
10-to-4  
Line  
The ’HC147 and CD74HCT147 are high speed silicon-gate  
CMOS devices and are pin-compatible with low power  
Schottky TTL (LSTTL).  
NOTE: When ordering, use the entire part number. The suffixes  
96 and R denote tape and reel. The suffix T denotes a  
small-quantity reel of 250.  
The ’HC147 and CD74HCT147 9-input priority encoders  
accept data from nine active LOW inputs (l to l ) and  
1
9
Pinout  
Prior-  
ity  
CD54HC147 (CERDIP)  
CD74HC147 (PDIP, SOIC, SOP, TSSOP)  
CD74HCT147 (PDIP, TSSOP)  
TOP VIEW  
Encode  
r, High  
Speed  
CMOS  
Logic  
10-to-4  
Line  
I4  
I5  
1
2
3
4
5
6
7
8
16 V  
CC  
15 NC  
14 Y3  
13 I3  
12 I2  
11 I1  
10 I9  
I6  
I7  
I8  
Y2  
Y1  
GND  
Prior-  
ity  
9
Y0  
CAUTION: These devices are sensitive to electrostatic discharge. Users should follow proper IC Handling Procedures.  
Copyright © 2003, Texas Instruments Incorporated  
1
1234567...16

中文翻译

下载PDF

CD74HC147PWTG4 替代型号

型号 品牌 替代类型 描述 数据表
CD74HC147PWT TI

完全替代

 High-Speed CMOS Logic 10- to 4-Line Priority Encoder
CD74HC147PWR TI

完全替代

 High-Speed CMOS Logic 10- to 4-Line Priority Encoder
CD74HC147PW TI

完全替代

 High-Speed CMOS Logic 10- to 4-Line Priority Encoder

与CD74HC147PWTG4相关器件

型号 品牌 获取价格 描述 数据表
CD74HC14E RENESAS

获取价格

 		HC/UH SERIES, HEX 1-INPUT INVERT GATE, PDIP14
CD74HC14E TI

获取价格

 		High-Speed CMOS Logic Hex Inverting Schmitt Trigger
CD74HC14EE4 TI

获取价格

 		High-Speed CMOS Logic Hex Inverting Schmitt Trigger
CD74HC14EN ETC

获取价格

 		Optoelectronic
CD74HC14EX RENESAS

获取价格

 		HC/UH SERIES, HEX 1-INPUT INVERT GATE, PDIP14
CD74HC14H ETC

获取价格

 		Hex Inverter
CD74HC14M TI

获取价格

 		High-Speed CMOS Logic Hex Inverting Schmitt Trigger
CD74HC14M RENESAS

获取价格

 		HC/UH SERIES, HEX 1-INPUT PDSO14, SOIC-14
CD74HC14M96 TI

获取价格

 		High-Speed CMOS Logic Hex Inverting Schmitt Trigger
CD74HC14M96 RENESAS

获取价格

 		IC,LOGIC GATE,HEX INVERTER,HC-CMOS,SOP,14PIN,PLASTIC

与CD74HC147PWTG4相关文章

您还可以找


热门产品
PCB打样/小批量
铝基板
BOM智能配单
PCBA制造
钣金
精密CNC
模具注塑
薄膜开关
精选活动
PCBA打样特惠
四六层板品质升级
铝基板品质升级
一体化电子制造
DFM下载
服务支持
企业认证
产品展示
工厂展示
工艺能力
积分商城
关于捷配
捷配简介
企业文化
公司动态
人才招聘
联系我们
帮助中心
下单流程
付款流程
开票流程
常见问题
全球PCB制造服务专线 400-613-0088

工作时间：9:00-21:00

CEO邮箱：ceo@jiepei.com

投诉邮箱：tousu@jiepei.com

捷配网-微信公众号 微信公众号
捷配网-微信公众号 抖音公众号
资质认证：
合作快递：
支付方式：
Copyright © 2024 Jiepei.com Inc. All Rights Reserved. 版权所有:杭州捷配信息科技有限公司 浙公网安备 33010502006866号 浙ICP备10014259号-119 营业执照ICP证