Datasheet > CD54HC40105_07

CD54HC40105_07

更新时间： 2024-11-06 05:09:03

品牌	Logo	应用领域
德州仪器 - TI		先进先出芯片
页数	文件大小	规格书
21页	461K
描述
High-Speed CMOS Logic 4-Bit x 16-Word FIFO Register

阅读下载

中文翻译

获取价格

数据手册

如果您发现信息不准确，欢迎纠错

CD54HC40105_07 数据手册

CD54HC40105, CD74HC40105,

CD54HCT40105, CD74HCT40105

Data sheet acquired from Harris Semiconductor

SCHS222C

High-Speed CMOS Logic

4-Bit x 16-Word FIFO Register

February 1998 - Revised October 2003

Features

Description

• Independent Asynchronous Inputs and Outputs

• Expandable in Either Direction

• Reset Capability

The ’HC40105 and ’HCT40105 are high-speed silicon-gate

CMOS devices that are compatible, except for “shift-out”

circuitry, with the CD40105B. They are low-power ﬁrst-in-out

(FIFO) “elastic” storage registers that can store 16 four-bit

words. The 40105 is capable of handling input and output

data at different shifting rates. This feature makes it

particularly useful as a buffer between asynchronous

systems.

[ /Title

(CD74

HC401

05,

CD74

HCT40

105)

/Sub-

ject

(High

Speed

CMOS

• Status Indicators on Inputs and Outputs

• Three-State Outputs

• Shift-Out Independent of Three-State Control

• Fanout (Over Temperature Range)

Each work position in the register is clocked by a control ﬂip-

ﬂop, which stores a marker bit. A “1” signiﬁes that the posi-

tion’s data is ﬁlled and a “0” denotes a vacancy in that posi-

tion. The control ﬂip-ﬂop detects the state of the preceding

- Standard Outputs. . . . . . . . . . . . . . . 10 LSTTL Loads

- Bus Driver Outputs . . . . . . . . . . . . . 15 LSTTL Loads

ﬂip-ﬂop and communicates its own status to the succeeding

• Wide Operating Temperature Range . . . -55 C to 125 C ﬂip-ﬂop. When a control ﬂip-ﬂop is in the “0” state and sees a

“1” in the preceeding ﬂip-ﬂop, it generates a clock pulse that

transfers data from the preceding four data latches into its

• Balanced Propagation Delay and Transition Times

own four data latches and resets the preceding ﬂip-ﬂop to

“0”. The ﬁrst and last control ﬂip-ﬂops have buffered outputs.

Since all empty locations “bubble” automatically to the input

end, and all valid data ripple through to the output end, the

status of the ﬁrst control ﬂip-ﬂop (DATA-IN READY) indicates

if the FIFO is full, and the status of the last ﬂip-ﬂop (DATA-

OUT READY) indicates if the FIFO contains data. As the

earliest data are removed from the bottom of the data stack

(the output end), all data entered later will automatically

propagate (ripple) toward the output.

• Signiﬁcant Power Reduction Compared to LSTTL

Logic ICs

• HC Types

- 2V to 6V Operation

- High Noise Immunity: N = 30%, N = 30% of V

IL IH CC

at V

= 5V

• HCT Types

- 4.5V to 5.5V Operation

- Direct LSTTL Input Logic Compatibility,

V = 0.8V (Max), V = 2V (Min)

Ordering Information

- CMOS Input Compatibility, I ≤ 1µA at V , V

OL OH

PART NUMBER

CD54HC40105F3A

CD54HCT40105F3A

CD74HC40105E

TEMP. RANGE ( C)

-55 to 125

PACKAGE

16 Ld CERDIP

16 Ld PDIP

16 Ld SOIC

16 Ld PDIP

16 Ld SOIC

Applications

• Bit-Rate Smoothing

• CPU/Terminal Buffering

• Data Communications

• Peripheral Buffering

• Line Printer Input Buffers

• Auto-Dialers

CD74HC40105M

CD74HC40105MT

CD74HC40105M96

CD74HCT40105E

CD74HCT40105M

CD74HCT40105MT

CD74HCT40105M96

• CRT Buffer Memories

• Radar Data Acquisition

NOTE: When ordering, use the entire part number. The sufﬁx 96

denotes tape and reel. The sufﬁx T denotes a small-quantity reel

of 250.

CAUTION: These devices are sensitive to electrostatic discharge. Users should follow proper IC Handling Procedures.

12 3 4 5 6 7...21

中文翻译

下载PDF

与CD54HC40105_07相关器件

型号	品牌	获取价格	描述	数据表
CD54HC40105_08	TI	获取价格	High-Speed CMOS Logic 4-Bit x 16-Word FIFO Register
CD54HC40105F	RENESAS	获取价格	IC,FIFO,16X4,ASYNCHRONOUS,HC-CMOS,DIP,16PIN,CERAMIC
CD54HC40105F/3A	RENESAS	获取价格	CD54HC40105F/3A
CD54HC40105F3A	TI	获取价格	High-Speed CMOS Logic 4-Bit x 16-Word FIFO Register
CD54HC40105F3A	RENESAS	获取价格	16X4 OTHER FIFO, 600ns, CDIP16
CD54HC40105H/3	RENESAS	获取价格	16X4 OTHER FIFO, 600ns, UUC16
CD54HC4015	TI	获取价格	High Speed CMOS Logic Dual 4-Stage Static Shift Register
CD54HC4015_07	TI	获取价格	High Speed CMOS Logic Dual 4-Stage Static Shift Register
CD54HC4015_08	TI	获取价格	High Speed CMOS Logic Dual 4-Stage Static Shift Register
CD54HC4015F	ROCHESTER	获取价格	HC/UH SERIES, 4-BIT RIGHT SERIAL IN PARALLEL OUT SHIFT REGISTER, TRUE OUTPUT, CDIP16

与CD54HC40105_07相关文章

英伟达新AI芯片Rubin或提前半年亮相
2024-11-05

14
苹果iPhone 17将全系采用三星/LG显示LTPO OLED面板
2024-11-05

12
三星深化印度制造布局，供应链本地化进程加速
2024-10-29

36
芯擎科技“星辰一号”自动驾驶芯片点亮成功，2025年量产在即
2024-10-29

33

产品中心

服务支持

精选活动

关于我们

帮助中心

CD54HC40105_07

CD54HC40105_07 数据手册

与CD54HC40105_07相关器件

与CD54HC40105_07相关文章

您还可以找

产品中心

服务支持

精选活动

关于我们

帮助中心

CD54HC40105_07

CD54HC40105_07 数据手册

与CD54HC40105_07相关器件

与CD54HC40105_07相关文章

您还可以找

您在本页遇到什么问题？