Datasheet > CD54HC4015_08

CD54HC4015_08

更新时间： 2024-11-19 05:09:03

品牌	Logo	应用领域
德州仪器 - TI		移位寄存器
页数	文件大小	规格书
11页	378K
描述
High Speed CMOS Logic Dual 4-Stage Static Shift Register

阅读下载

中文翻译

获取价格

数据手册

如果您发现信息不准确，欢迎纠错

CD54HC4015_08 数据手册

CD54HC4015, CD74HC4015

Data sheet acquired from Harris Semiconductor

SCHS198C

High Speed CMOS Logic

Dual 4-Stage Static Shift Register

November 1997 - Revised May 2003

Features

Description

• Maximum Frequency, Typically 60MHz

The ’HC4015 consists of two identical, independent, 4-stage

serial-input/parallel-output registers. Each register has

independent Clock (CP) and Reset (MR) inputs as well as a

single serial Data input. “Q” outputs are available from each

of the four stages on both registers. All register stages are D-

type, master-slave ﬂip-ﬂops. The logic level present at the

Data input is transferred into the ﬁrst register stage and

shifted over one stage at each positive- going clock

transition. Resetting of all stages is accomplished by a high

level on the reset line.

C = 15pF, V

= 5V, T = 25 C

[ /Title

(CD74

HC401

/Sub-

ject

• Positive-Edge Clocking

• Overriding Reset

• Buffered Inputs and Outputs

• Fanout (Over Temperature Range)

- Standard Outputs. . . . . . . . . . . . . . . 10 LSTTL Loads

- Bus Driver Outputs . . . . . . . . . . . . . 15 LSTTL Loads

(High

Speed

CMOS

Logic

Dual

The device can drive up to 10 low power Schottky equivalent

loads. The ’HC4015 is an enhanced version of equivalent

CMOS types.

• Wide Operating Temperature Range . . . -55 C to 125 C

• Balanced Propagation Delay and Transition Times

• Signiﬁcant Power Reduction Compared to LSTTL

Logic ICs

Ordering Information

PART NUMBER

CD54HC4015F3A

CD74HC4015E

TEMP. RANGE ( C)

-55 to 125

PACKAGE

16 Ld CERDIP

16 Ld PDIP

• HC Types

- 2V to 6V Operation

- High Noise Immunity: N = 30%, N = 30% of V

IL IH CC

-55 to 125

at V

= 5V

CD74HC4015M

-55 to 125

16 Ld SOIC

Pinout

CD54HC4015

(CERDIP)

CD74HC4015

(PDIP, SOIC)

TOP VIEW

2CP

16 V

15 2D

14 2MR

13 2Q

12 2Q

11 2Q

10 1Q

1MR

1CP

GND

CAUTION: These devices are sensitive to electrostatic discharge. Users should follow proper IC Handling Procedures.

12 3 4 5 6 7...11

中文翻译

下载PDF

与CD54HC4015_08相关器件

型号	品牌	获取价格	描述	数据表
CD54HC4015F	ROCHESTER	获取价格	HC/UH SERIES, 4-BIT RIGHT SERIAL IN PARALLEL OUT SHIFT REGISTER, TRUE OUTPUT, CDIP16
CD54HC4015F	RENESAS	获取价格	IC,SHIFT REGISTER,HC-CMOS,DIP,16PIN,CERAMIC
CD54HC4015F/3	RENESAS	获取价格	HC/UH SERIES, 4-BIT RIGHT SERIAL IN PARALLEL OUT SHIFT REGISTER, TRUE OUTPUT, CDIP16
CD54HC4015F/3A	RENESAS	获取价格	IC HC/UH SERIES, 4-BIT RIGHT SERIAL IN PARALLEL OUT SHIFT REGISTER, TRUE OUTPUT, CDIP16, S
CD54HC4015F3A	TI	获取价格	High Speed CMOS Logic Dual 4-Stage Static Shift Register
CD54HC4015F3A	RENESAS	获取价格	IC,SHIFT REGISTER,HC-CMOS,DIP,16PIN,CERAMIC
CD54HC4015F3A	ROCHESTER	获取价格	HC/UH SERIES, 4-BIT RIGHT SERIAL IN PARALLEL OUT SHIFT REGISTER, TRUE OUTPUT, CDIP16
CD54HC4015H/3A	RENESAS	获取价格	Serial In Parallel Out, HC/UH Series, 4-Bit, Right Direction, True Output, CMOS
CD54HC4016E	ETC	获取价格	Interface IC
CD54HC4016EN	ETC	获取价格	Interface IC

与CD54HC4015_08相关文章

解析光耦仿真器：升级光耦合器技术的必要性
2024-11-18

23
英伟达新一代Blackwell GPU过热问题致交付延迟
2024-11-18

15
国产厂商思特威CMOS图像传感器芯片单月出货超1亿颗，技术创新引领行业发展
2024-11-14

45
台积电5nm和3nm产能利用率达100%，半导体行业景气度持续攀升
2024-11-14

44

产品中心

服务支持

精选活动

关于我们

帮助中心

CD54HC4015_08

CD54HC4015_08 数据手册

与CD54HC4015_08相关器件

与CD54HC4015_08相关文章

您还可以找

产品中心

服务支持

精选活动

关于我们

帮助中心

CD54HC4015_08

CD54HC4015_08 数据手册

与CD54HC4015_08相关器件

与CD54HC4015_08相关文章

您还可以找

您在本页遇到什么问题？