Datasheet > CD54HC273_16

CD54HC273_16

更新时间： 2024-11-14 02:58:51

品牌	Logo	应用领域
德州仪器 - TI		/
页数	文件大小	规格书
13页	294K
描述
High-Speed CMOS Logic Octal D-Type Flip-Flop with Reset

阅读下载

中文翻译

获取价格

数据手册

如果您发现信息不准确，欢迎纠错

CD54HC273_16 数据手册

CD54HC273, CD74HC273,

CD54HCT273, CD74HCT273

Data sheet acquired from Harris Semiconductor

SCHS174B

High-Speed CMOS Logic

Octal D-Type Flip-Flop with Reset

February 1998 - Revised May 2003

Features

Description

• Common Clock and Asynchronous Master Reset

• Positive Edge Triggering

• Buffered Inputs

The ’HC273 and ’HCT273 high speed octal D-Type flip-flops

with a direct clear input are manufactured with silicon-gate

CMOS technology. They possess the low power consumption

of standard CMOS integrated circuits.

[ /Title

(CD74

HC273

CD74

HCT27

Information at the D inputis transferred to the Q outputs on

the positive-going edge of the clock pulse. All eight ﬂip-ﬂops

are controlled by a common clock (CP) and a common reset

(MR). Resetting is accomplished by a low voltage level

independent of the clock. All eight Q outputs are reset to a

logic 0.

• Fanout (Over Temperature Range)

- Standard Outputs. . . . . . . . . . . . . . . 10 LSTTL Loads

- Bus Driver Outputs . . . . . . . . . . . . . 15 LSTTL Loads

• Wide Operating Temperature Range . . . -55 C to 125 C

• Balanced Propagation Delay and Transition Times

/Sub-

ject

Ordering Information

• Signiﬁcant Power Reduction Compared to LSTTL

Logic ICs

PART NUMBER

CD54HC273F3A

CD74HC273E

TEMP. RANGE ( C)

-55 to 125

PACKAGE

20 Ld CERDIP

20 Ld PDIP

(High

Speed

CMOS

Logic

Octal

D-

• HC Types

- 2V to 6V Operation

- High Noise Immunity: N = 30%, N = 30% of V

-55 to 125

at V

= 5V

CD74HC273M

-55 to 125

20 Ld SOIC

20 Ld CERDIP

20 Ld PDIP

• HCT Types

- 4.5V to 5.5V Operation

- Direct LSTTL Input Logic Compatibility,

CD74HC273M96

CD54HCT273F3A

CD74HCT273E

CD74HCT273M

CD74HCT273M96

-55 to 125

Type

Flip-

V = 0.8V (Max), V = 2V (Min)

IL IH

-55 to 125

- CMOS Input Compatibility, I ≤ 1µA at V , V

OL OH

-55 to 125

20 Ld SOIC

-55 to 125

NOTE: When ordering, use the entire part number. The sufﬁx 96

denotes tape and reel.

Pinout

CD54HC273, CD54HCT273

(CERDIP)

CD74HC273, CD74HCT273

(PDIP, SOIC)

TOP VIEW

18 D7

17 D6

16 Q6

13 D4

11 CP

GND 10

CAUTION: These devices are sensitive to electrostatic discharge. Users should follow proper IC Handling Procedures.

12 3 4 5 6 7...13

中文翻译

下载PDF

与CD54HC273_16相关器件

型号	品牌	获取价格	描述	数据表
CD54HC273E	ETC	获取价格	Logic IC
CD54HC273EN	ETC	获取价格	Logic IC
CD54HC273F	TI	获取价格	High Speed CMOS Logic Octal D-Type Flip-Flop with Reset
CD54HC273F/3A	RENESAS	获取价格	IC HC/UH SERIES, POSITIVE EDGE TRIGGERED D FLIP-FLOP, TRUE OUTPUT, CDIP20, FF/Latch
CD54HC273F3A	TI	获取价格	High-Speed CMOS Logic Octal D-Type Flip-Flop with Reset
CD54HC273F3A	RENESAS	获取价格	IC,FLIP-FLOP,OCTAL,D TYPE,HC-CMOS,DIP,20PIN,CERAMIC
CD54HC273F3A	ROCHESTER	获取价格	D Flip-Flop, HC/UH Series, 1-Func, Positive Edge Triggered, 8-Bit, True Output, CMOS, CDIP
CD54HC273H	RENESAS	获取价格	CD54HC273H
CD54HC273H/3A	RENESAS	获取价格	HC/UH SERIES, POSITIVE EDGE TRIGGERED D FLIP-FLOP, TRUE OUTPUT, UUC20
CD54HC273M	ETC	获取价格	Logic IC

与CD54HC273_16相关文章

国产厂商思特威CMOS图像传感器芯片单月出货超1亿颗，技术创新引领行业发展
2024-11-14

26
台积电5nm和3nm产能利用率达100%，半导体行业景气度持续攀升
2024-11-14

10
AMD宣布全球裁员约1000人，调整战略聚焦增长
2024-11-14

11
英伟达新AI芯片Rubin或提前半年亮相
2024-11-05

32

产品中心

服务支持

精选活动

关于我们

帮助中心

CD54HC273_16

CD54HC273_16 数据手册

与CD54HC273_16相关器件

与CD54HC273_16相关文章

您还可以找

产品中心

服务支持

精选活动

关于我们

帮助中心

CD54HC273_16

CD54HC273_16 数据手册

与CD54HC273_16相关器件

与CD54HC273_16相关文章

您还可以找

您在本页遇到什么问题？