Datasheet > CD54HC192

CD54HC192

更新时间： 2024-11-27 22:03:19

品牌	Logo	应用领域
德州仪器 - TI		计数器
页数	文件大小	规格书
16页	354K
描述
High-Speed CMOS Logic Presettable Synchronous 4-Bit Up/Down Counters

阅读下载

中文翻译

获取价格

数据手册
替代型号

如果您发现信息不准确，欢迎纠错

CD54HC192 数据手册

CD54/74HC192,

CD54/74HC193, CD54/74HCT193

Data sheet acquired from Harris Semiconductor

SCHS163F

High-Speed CMOS Logic

Presettable Synchronous 4-Bit Up/Down Counters

September 1997 - Revised October 2003

Presetting the counter to the number on the preset data inputs

(P0-P3) is accomplished by a LOW asynchronous parallel

Features

• Synchronous Counting and Asynchronous

load input (PL). The counter is incremented on the low-to-high

transition of the Clock-Up input (and a high level on the Clock-

Down input) and decremented on the low to high transition of

the Clock-Down input (and a high level on the Clock-up input).

A high level on the MR input overrides any other input to clear

the counter to its zero state. The Terminal Count up (carry)

goes low half a clock period before the zero count is reached

and returns to a high level at the zero count. The Terminal

Count Down (borrow) in the count down mode likewise goes

low half a clock period before the maximum count (9 in the

192 and 15 in the 193) and returns to high at the maximum

count. Cascading is effected by connecting the carry and

borrow outputs of a less significant counter to the Clock-Up

and Clock-Down inputs, respectively, of the next most

significant counter.

[ /Title

(CD74

HC192

CD74

HC193

CD74

HCT19

• Two Outputs for N-Bit Cascading

• Look-Ahead Carry for High-Speed Counting

• Fanout (Over Temperature Range)

- Standard Outputs. . . . . . . . . . . . . . . 10 LSTTL Loads

- Bus Driver Outputs . . . . . . . . . . . . . 15 LSTTL Loads

• Wide Operating Temperature Range . . . -55 C to 125 C

• Balanced Propagation Delay and Transition Times

• Signiﬁcant Power Reduction Compared to LSTTL

Logic ICs

/Sub-

ject

• HC Types

- 2V to 6V Operation

If a decade counter is preset to an illegal state or assumes an

illegal state when power is applied, it will return to the normal

sequence in one count as shown in state diagram.

- High Noise Immunity: N = 30%, N = 30% of V

IL IH CC

(High

Speed

CMOS

Logic

Preset-

at V

= 5V

• HCT Types

- 4.5V to 5.5V Operation

- Direct LSTTL Input Logic Compatibility,

Ordering Information

TEMP. RANGE

V = 0.8V (Max), V = 2V (Min)

IL IH

PART NUMBER

CD54HC192F3A

CD54HC193F3A

CD54HCT193F3A

CD74HC192E

( C)

PACKAGE

16 Ld CERDIP

16 Ld PDIP

- CMOS Input Compatibility, I ≤ 1µA at V , V

OL OH

-55 to 125

Description

The ’HC192, ’HC193 and ’HCT193 are asynchronously

presettable BCD Decade and Binary Up/Down synchronous

counters, respectively.

CD74HC192NSR

CD74HC192PW

CD74HC192PWR

CD74HC192PWT

CD74HC193E

16 Ld SOP

16 Ld TSSOP

16 Ld PDIP

Pinout

CD54HC192, CD54HC193, CD54HCT193 (CERDIP)

CD74HC192 (PDIP, SOP, TSSOP)

CD74HC193 (PDIP, SOIC)

CD74HCT193 (PDIP)

TOP VIEW

CD74HC193M

16 Ld SOIC

16 V

CD74HC193MT

CD74HC193M96

CD74HCT193E

16 Ld SOIC

15 P0

16 Ld SOIC

14 MR

13 TCD

12 TCU

11 PL

10 P2

CPD

CPU

16 Ld PDIP

NOTE: When ordering, use the entire part number. The sufﬁxes 96

and R denote tape and reel. The sufﬁx T denotes a small-quantity

reel of 250.

GND

CAUTION: These devices are sensitive to electrostatic discharge. Users should follow proper IC Handling Procedures.

12 3 4 5 6 7...16

中文翻译

下载PDF

CD54HC192 替代型号

型号	品牌	替代类型	描述	数据表
CD74HC192	TI	功能相似	High Speed CMOS Logic Presettable Synchronous 4-Bit Up/Down Counters

与CD54HC192相关器件

型号	品牌	获取价格	描述	数据表
CD54HC192_07	TI	获取价格	High-Speed CMOS Logic Presettable Synchronous 4-Bit Up/Down Counters
CD54HC192_08	TI	获取价格	High-Speed CMOS Logic Presettable Synchronous 4-Bit Up/Down Counters
CD54HC192_1	TI	获取价格	High-Speed CMOS Logic Presettable Synchronous 4-Bit Up/Down Counters
CD54HC192E	ETC	获取价格	Logic IC
CD54HC192EN	ETC	获取价格	Logic IC
CD54HC192F	RENESAS	获取价格	CD54HC192F
CD54HC192F/3	RENESAS	获取价格	HC/UH SERIES, SYN POSITIVE EDGE TRIGGERED 4-BIT BIDIRECTIONAL DECADE COUNTER, CDIP16
CD54HC192F3A	TI	获取价格	High-Speed CMOS Logic Presettable Synchronous 4-Bit Up/Down Counters
CD54HC192H/3	RENESAS	获取价格	Decade Counter, HC/UH Series, Synchronous, Positive Edge Triggered, 4-Bit, Bidirectional,
CD54HC192H/3A	RENESAS	获取价格	HC/UH SERIES, SYN POSITIVE EDGE TRIGGERED 4-BIT BIDIRECTIONAL DECADE COUNTER, UUC16

与CD54HC192相关文章

解析光耦仿真器：升级光耦合器技术的必要性
2024-11-18

47
英伟达新一代Blackwell GPU过热问题致交付延迟
2024-11-18

35
国产厂商思特威CMOS图像传感器芯片单月出货超1亿颗，技术创新引领行业发展
2024-11-14

65
台积电5nm和3nm产能利用率达100%，半导体行业景气度持续攀升
2024-11-14

61

产品中心

服务支持

精选活动

关于我们

帮助中心

CD54HC192

CD54HC192 数据手册

CD54HC192 替代型号

与CD54HC192相关器件

与CD54HC192相关文章

您还可以找

产品中心

服务支持

精选活动

关于我们

帮助中心

CD54HC192

CD54HC192 数据手册

CD54HC192 替代型号

与CD54HC192相关器件

与CD54HC192相关文章

您还可以找

您在本页遇到什么问题？