Datasheet > CD4518

CD4518

更新时间： 2024-09-27 00:00:55

品牌	Logo	应用领域
英特矽尔 - INTERSIL		/
页数	文件大小	规格书
11页	99K
描述
CMOS Dual Up Counters

阅读下载

中文翻译

获取价格

数据手册

如果您发现信息不准确，欢迎纠错

CD4518 数据手册

CD4518BMS,

CD4520BMS

CMOS Dual Up Counters

December 1992

Features

Pinout

CD4518BMS, CD4520BMS

• High Voltage Types (20V Rating)

• CD4518BMS Dual BCD Up Counter

• CD4520BMS Dual Binary Up Counter

TOP VIEW

• Medium Speed Operation

CLOCK A

ENABLE A

Q1A

16 VDD

- 6MHz Typical Clock Frequency at 10V

15 RESET B

14 Q4B

• Positive or Negative Edge Triggering

• Synchronous Internal Carry Propagation

• 100% Tested for Quiescent Current at 20V

• 5V, 10V and 15V Parametric Ratings

Q2A

13 Q3B

Q3A

12 Q2B

Q4A

11 Q1B

10 ENABLE B

• Maximum Input Current of 1µA at 18V Over Full Pack-

RESET A

VSS

age Temperature Range; 100nA at 18V and +25^oC

CLOCK B

• Noise Margin (Over Full Package/Temperature Range)

- 1V at VDD = 5V

- 2V at VDD = 10V

- 2.5V at VDD = 15V

• Standardized Symmetrical Output Characteristics

• Meets All Requirements of JEDEC Tentative Standard

No. 13B, “Standard Speciﬁcations for Description of

‘B’ Series CMOS Devices”

Functional Diagram

Applications

Q1A

Q2A

Q3A

Q4A

• Multistage Synchronous Counting

• Multistage Ripple Counting

• Frequency Dividers

CLOCK A

÷10/÷16

ENABLE A

Description

RESET A

CD4518BMS Dual BCD Up Counter and CD4520BMS Dual

Binary Up Counter each consist of two identical, internally

synchronous 4-stage counters. The counter stages are

D-type ﬂip-ﬂops having interchangeable CLOCK and

ENABLE lines for incrementing on either the positive-going

or negative-going transition. For single unit operation the

ENABLE input is maintained high and the counter advances

on each positive-going transition of the CLOCK. The

counters are cleared by high levels on their RESET lines.

Q1B

Q2B

Q3B

Q4B

CLOCK B

÷10/÷16

ENABLE B

The counter can be cascaded in the ripple mode by connect-

ing Q4 to the enable input of the subsequent counter while

the CLOCK input of the latter is held low.

RESET B

The CD4518BMS and CD4520BMS are supplied in these

16-lead outline packages:

VSS = 8

VDD = 16

Braze Seal DIP

Frit Seal DIP

H4S

H1F

Ceramic Flatpack

*CD4518B Only

*H6P †H6W

†CD4520B Only

CAUTION: These devices are sensitive to electrostatic discharge; follow proper IC Handling Procedures.

File Number 3342

7-1206

12 3 4 5 6 7...11

中文翻译

下载PDF

与CD4518相关器件

型号	品牌	获取价格	描述	数据表
CD4518B	TI	获取价格	CMOS DUAL UP-COUNTERS
CD4518B	HGSEMI	获取价格	双BCD同步加计数器
CD4518BCJ	TI	获取价格	4000/14000/40000 SERIES, SYN POSITIVE EDGE TRIGGERED 4-BIT UP DECADE COUNTER, CDIP16, CERD
CD4518BCJ/A+	ETC	获取价格	Synchronous Up Counter
CD4518BCN	TI	获取价格	暂无描述
CD4518BCN	NSC	获取价格	IC 4000/14000/40000 SERIES, SYN POSITIVE EDGE TRIGGERED 4-BIT UP DECADE COUNTER, PDIP16, P
CD4518BCN/A+	ETC	获取价格	Synchronous Up Counter
CD4518BCN/B+	ETC	获取价格	Synchronous Up Counter
CD4518BD	RENESAS	获取价格	IC,COUNTER,UP,DECADE,CMOS,DIP,16PIN,CERAMIC
CD4518BD3	RENESAS	获取价格	IC,COUNTER,UP,DECADE,CMOS,DIP,16PIN,CERAMIC