Datasheet > CD4515BMS

CD4515BMS

更新时间： 2024-11-03 00:00:55

品牌	Logo	应用领域
英特矽尔 - INTERSIL		解码器锁存器
页数	文件大小	规格书
10页	82K
描述
CMOS 4-Bit Latch/4-to-16 Line Decoders

阅读下载

中文翻译

获取价格

数据手册

如果您发现信息不准确，欢迎纠错

CD4515BMS 数据手册

CD4514BMS

CD4515BMS

CMOS 4-Bit

Latch/4-to-16 Line Decoders

December 1992

Features

Pinout

CD4514BMS, CD4515BMS

• High-Voltage Types (20-Volt Rating)

• CD4514BMS Output “High” on Select

• CD4515BMS Output “Low” on Select

• Strobed Input Latch

TOP VIEW

VDD

STROBE

DATA 1

DATA 2

23 INHIBIT

22 DATA 4

21 DATA 3

20 S10

• Inhibit Control

• 100% Tested for Quiescent Current at 20V

19 S11

• Maximum Input Current of 1µA at 18V Over Full Pack-

age Temperature Range; 100nA at 18V and 25^oC

18 S8

17 S9

• Noise Margin (Full Package-Temperature Range):

- 1V at VDD = 5V

16 S14

S1 10

S0 11

15 S15

- 2V at VDD = 10V

14 S12

- 2.5V at VDD = 15V

VSS 12

13 S13

• 5V, 10V, and 15V Parametric Ratings

• Standardized, Symmetrical Output Characteristics

• Meets all Requirements of JEDEC Tentative Standard

No. 13B, "Standard Speciﬁcations for Description of

‘B’ Series CMOS Devices"

Functional Diagram

VDD = 24

VSS = 12

Applications

11 S0

10 S2

• Digital Multiplexing

• Address Decoding

• Hexadecimal/BCD Decoding

• Program-counter Decoding

• Control Decoder

DATA 1

DATA 2

4 TO 16

DECODER

LATCH

DATA 3 21

DATA 4 22

18 S8

17 S9

20 S10

19 S11

14 S12

13 S13

16 S14

15 S15

Description

STROBE

CD4514BMS and CD4515BMS consist of a 4-bit strobed

latch and a 4-to-16-line decoder. The latches hold the last

input data presented prior to the strobe transition from 1 to 0.

Inhibit control allows all outputs to be placed at

0(CD4514BMS) or 1(CD4515BMS) regardless of the state of

the data or strobe inputs.

INHIBIT 23

The decode truth table indicates all combinations of data

inputs and appropriate selected outputs.

These devices are similar to industry types MC14514 and

MC14515.

The CD4514BMS and CD4515BMS are supplied in these 24

lead outline packages:

Braze Seal DIP

Frit Seal DIP

H4V

H1Z

H4P

Ceramic Flatpack

CAUTION: These devices are sensitive to electrostatic discharge; follow proper IC Handling Procedures.

File Number 3195

7-1188

12 3 4 5 6 7...10

中文翻译

下载PDF

与CD4515BMS相关器件

型号	品牌	获取价格	描述	数据表
CD4515BMW/883	TI	获取价格	IC,DECODER/DEMUX,4-TO-16-LINE,CMOS,FP,24PIN,CERAMIC
CD4515BMW/883B	TI	获取价格	IC,DECODER/DEMUX,4-TO-16-LINE,CMOS,FP,24PIN,CERAMIC
CD4515BMW/883C	TI	获取价格	IC,DECODER/DEMUX,4-TO-16-LINE,CMOS,FP,24PIN,CERAMIC
CD4516	TI	获取价格	CMOS PRESETTABLE UP/DOWN COUNTERS
CD4516B	TI	获取价格	CMOS PRESETTABLE UP/DOWN COUNTERS
CD4516BC	NSC	获取价格	BCD-to-7 Segment Latch/Decoder/Driver
CD4516BCJ	NSC	获取价格	暂无描述
CD4516BCJ	TI	获取价格	4000/14000/40000 SERIES, SYN POSITIVE EDGE TRIGGERED 4-BIT BIDIRECTIONAL BINARY COUNTER, C
CD4516BCJ/A+	ETC	获取价格	Synchronous Up/Down Counter
CD4516BCN	TI	获取价格	4000/14000/40000 SERIES, SYN POSITIVE EDGE TRIGGERED 4-BIT BIDIRECTIONAL BINARY COUNTER, P