5秒后页面跳转
CD4502BMS PDF预览

CD4502BMS

更新时间: 2024-11-22 22:40:07
品牌 Logo 应用领域
英特矽尔 - INTERSIL /
页数 文件大小 规格书
8页 84K
描述
CMOS Strobed Hex Inverter/Buffer

CD4502BMS 数据手册

 浏览型号CD4502BMS的Datasheet PDF文件第2页浏览型号CD4502BMS的Datasheet PDF文件第3页浏览型号CD4502BMS的Datasheet PDF文件第4页浏览型号CD4502BMS的Datasheet PDF文件第5页浏览型号CD4502BMS的Datasheet PDF文件第6页浏览型号CD4502BMS的Datasheet PDF文件第7页 
CD4502BMS  
CMOS Strobed Hex Inverter/Buffer  
December 1992  
Features  
Pinout  
CD4502BMS  
TOP VIEW  
• High Voltage Type (20V Rating)  
• 2 TTL Load Output Drive Capability  
• 3 State Outputs  
D3  
Q3  
D1  
1
2
3
4
5
6
7
8
16 VDD  
15 D6  
• Common Output Disable Control  
• Inhibit Control  
14 Q6  
3 STATE  
OUTPUT DISABLE  
• 100% Tested for Quiescent Current at 20V  
• 5V, 10V and 15V Parametric Ratings  
13 D5  
Q1  
12 INHIBIT  
11 Q5  
D2  
• Maximum Input Current of 1µA at 18V Over Full Pack-  
age Temperature Range; 100nA at 18V and +25oC  
10 D4  
Q2  
• Noise Margin (Over Full Package/Temperature Range)  
- 1V at VDD = 5V  
VSS  
9 Q4  
- 2V at VDD = 10V  
- 2.5V at VDD = 15V  
• Meets All Requirements of JEDEC Tentative Standard  
No. 13B, “Standard Specifications for Description of  
‘B’ Series CMOS Devices”  
Functional Diagram  
Applications  
• 3 State Hex Inverter for Interfacing ICs with Data  
Buses  
4
3 STATE  
OUTPUT DISABLE  
12  
3
INHIBIT  
D1  
5
7
• COS/MOS to TTL Hex Buffer  
Q1  
Q2  
Q3  
Q4  
Q5  
Q6  
Description  
6
D2  
D3  
D4  
D5  
D6  
CD4502BMS consists of six inverter/buffers with 3 state  
outputs. A logic “1” on the OUTPUT DISABLE input  
produces a high impedance state in all six outputs. This  
feature permits common busing of the outputs, thus  
simplifying system design. A Logic “1” on the INHIBIT input  
switches all six outputs to logic “0” if the OUTPUT DISABLE  
input is a logic “0”. This device is capable of driving two  
standard TTL loads, which is equivalent to six times the  
JEDEC “B” series IOL standard.  
2
1
9
10  
13  
15  
11  
14  
The CD4502BMS is supplied in these 16-lead outline packages:  
VDD = 16  
VSS = 8  
Braze Seal DIP  
Frit Seal DIP  
H4T  
H1F  
H6W  
Ceramic Flatpack  
CAUTION: These devices are sensitive to electrostatic discharge; follow proper IC Handling Procedures.  
File Number 3334  
1-888-INTERSIL or 321-724-7143 | Copyright © Intersil Corporation 1999  
7-473  

与CD4502BMS相关器件

型号 品牌 获取价格 描述 数据表
CD4502BNSR TI

获取价格

CMOS Strobed Hex Inverter/Buffer
CD4502BNSRE4 ROCHESTER

获取价格

Bus Driver, 4000/14000/40000 Series, 1-Func, 6-Bit, Inverted Output, CMOS, PDSO16, GREEN,
CD4502BNSRG4 ROCHESTER

获取价格

Bus Driver, 4000/14000/40000 Series, 1-Func, 6-Bit, Inverted Output, CMOS, PDSO16, GREEN,
CD4502BPW TI

获取价格

CMOS Strobed Hex Inverter/Buffer
CD4502BPWE4 TI

获取价格

4000/14000/40000 SERIES, 6-BIT DRIVER, INVERTED OUTPUT, PDSO16, GREEN, PLASTIC, TSSOP-16
CD4502BPWG4 ROCHESTER

获取价格

Bus Driver, 4000/14000/40000 Series, 1-Func, 6-Bit, Inverted Output, CMOS, PDSO16, GREEN,
CD4502BPWG4 TI

获取价格

4000/14000/40000 SERIES, 6-BIT DRIVER, INVERTED OUTPUT, PDSO16, GREEN, PLASTIC, TSSOP-16
CD4502BPWR TI

获取价格

CMOS Strobed Hex Inverter/Buffer
CD4502BPWRE4 ROCHESTER

获取价格

Bus Driver, 4000/14000/40000 Series, 1-Func, 6-Bit, Inverted Output, CMOS, PDSO16, GREEN,
CD4502BPWRG4 ROCHESTER

获取价格

Bus Driver, 4000/14000/40000 Series, 1-Func, 6-Bit, Inverted Output, CMOS, PDSO16, GREEN,