Datasheet > CD4094BMS

CD4094BMS

更新时间： 2024-02-03 08:17:09

品牌	Logo	应用领域
英特矽尔 - INTERSIL		/
页数	文件大小	规格书
11页	90K
描述
CMOS 8-Stage Shift-and-Store Bus Register

阅读下载

中文翻译

获取价格

数据手册

如果您发现信息不准确，欢迎纠错

CD4094BMS 数据手册

CD4094BMS

CMOS 8-Stage Shift-and-Store

Bus Register

December 1992

Features

Pinout

CD4094BMS

TOP VIEW

• High Voltage Type (20V Rating)

• 3-State Parallel Outputs for Connection to Common

Bus

• Separate Serial Outputs Synchronous to Both Positive

and Negative Clock Edges for Cascading

STROBE

DATA

CLOCK

16 VDD

• Medium Speed Operation - 5MHz at 10V (typ)

• Standardized Symmetrical Output Characteristics

• 100% Tested for Quiescent Current at 20V

15 OUTPUT ENABLE

14 Q5

13 Q6

12 Q7

• Maximum Input Current of 1µA at 18V Over Full Pack-

age Temperature Range; 100nA at 18V and +25^oC

11 Q8

• Noise Margin (Over Full Package/Temperature Range)

- 1V at VDD = 5V

10 Q’S

VSS

- 2V at VDD = 10V

- 2.5V at VDD = 15V

• 5V, 10V and 15V Parametric Ratings

• Meets All Requirements of JEDEC Tentative Standard

No. 13B, “Standard Speciﬁcations for Description of

‘B’ Series CMOS Devices”

Functional Diagram

Applications

SERIAL

OUTPUTS

• Serial-to-Parallel Data Conversion

• Remote Control Holding Register

DATA

10 Q’S

8-STAGE

SHIFT

CLOCK

• Dual-Rank Shift, Hold, and Bus Applications

Description

8-BIT

STORAGE

CD4094BMS is a 8-stage serial shift register having a storage

latch associated with each stage for strobing data from the serial

input to parallel buffered 3-state outputs. The parallel outputs

may be connected directly to common bus lines. Data is shifted

on positive clock transitions. The data in each shift register stage

is transferred to the storage register when the STROBE input is

high. Data in the storage register appears at the outputs when-

ever the OUTPUT-ENABLE signal is high.

STROBE

OUTPUT

ENABLE 15

VDD = 16

VSS = 8

3-STATE

OUTPUTS

Two serial outputs are available for cascading a number of

CD4094BMS devices. Data is available at the QS serial output

terminal on positive clock edges to allow for high-speed opera-

tion in cascaded systems in which the clock rise time is fast. The

same serial information, available at the Q’S terminal on the next

PARALLEL OUTPUTS Q1 - Q8

(TERMINALS 4, 5, 6, 7, 14, 13, 12, 11, RESPECTIVELY)

negative clock edge, provides

a means for cascading

CD4094BMS devices when the clock rise time is slow.

The CD4094BMS is supplied in these 16 lead outline packages:

Braze Seal DIP

Frit Seal DIP

H4X

H1F

Ceramic Flatpack H6W

CAUTION: These devices are sensitive to electrostatic discharge; follow proper IC Handling Procedures.

File Number 3194

7-1083

12 3 4 5 6 7...11

中文翻译

下载PDF

与CD4094BMS相关器件

型号	品牌	获取价格	描述	数据表
CD4094BMW/883C	TI	获取价格	IC,SHIFT REGISTER,CMOS,FP,16PIN,CERAMIC
CD4094BNSR	TI	获取价格	CMOS 8-Stage Shift-and-Store Nus Register
CD4094BNSRE4	TI	获取价格	CMOS 8-Stage Shift-and-Store Nus Register
CD4094BNSRG4	TI	获取价格	CMOS 8-Stage Shift-and-Store Nus Register
CD4094BPW	TI	获取价格	CMOS 8-Stage Shift-and-Store Nus Register
CD4094BPWE4	TI	获取价格	CMOS 8-Stage Shift-and-Store Nus Register
CD4094BPWG4	TI	获取价格	CMOS 8-Stage Shift-and-Store Nus Register
CD4094BPWR	TI	获取价格	CMOS 8-Stage Shift-and-Store Nus Register
CD4094BPWRE4	TI	获取价格	CMOS 8-Stage Shift-and-Store Nus Register
CD4094BPWRG4	TI	获取价格	CMOS 8-Stage Shift-and-Store Nus Register

与CD4094BMS相关文章

REF03GPZ资料解读：主要特征、技术参数、应用场景
2024-08-05

20
一文带你了解DS28E40主要特征、安全特性、应用场景
2024-07-30

69
RT9172资料手册解读：关节特性、引脚信息、参数说明
2024-07-30

57
一文带你了解SM8760CA资料：主要参数特征
2024-07-30

60

产品中心

服务支持

精选活动

关于我们

帮助中心

CD4094BMS

CD4094BMS 数据手册

与CD4094BMS相关器件

与CD4094BMS相关文章

您还可以找

产品中心

服务支持

精选活动

关于我们

帮助中心

CD4094BMS

CD4094BMS 数据手册

与CD4094BMS相关器件

与CD4094BMS相关文章

您还可以找

您在本页遇到什么问题？