ꢀ ꢁꢂ ꢃꢄ ꢄꢅ
ꢀꢆ ꢇ ꢈ ꢉ ꢊꢋꢁ ꢅꢌ ꢍꢋꢎ ꢏꢐꢋꢍ ꢈ ꢑꢌ ꢎꢀ ꢒ
SCHS051D − NOVEMBER 1998 − REVISED SEPTEMBER 2003
D
D
D
D
D
D
15-V Digital or 7.5-V Peak-to-Peak
Switching
D
D
D
D
D
Matched Control-Input to Signal-Output
Capacitance: Reduces Output Signal
Transients
125-Ω Typical On-State Resistance for 15-V
Operation
Frequency Response, Switch On = 40 MHz
Typical
Switch On-State Resistance Matched to
Within 5 Ω Over 15-V Signal-Input Range
On-State Resistance Flat Over Full
Peak-to-Peak Signal Range
100% Tested for Quiescent Current at 20 V
5-V, 10-V, and 15-V Parametric Ratings
Meets All Requirements of JEDEC Tentative
Standard No. 13-B, Standard Specifications
for Description of “B” Series CMOS
Devices
High On/Off Output-Voltage Ratio: 80 dB
Typical at f = 10 kHz, R = 1 kΩ
is
L
High Degree of Linearity: <0.5% Distortion
Typical at f = 1 kHz, V = 5 V p-p,
D
Applications:
is
is
V
− V ≥ 10 V, R = 10 kΩ
− Analog Signal Switching/Multiplexing:
Signal Gating, Modulator, Squelch
Control, Demodulator, Chopper,
Commutating Switch
DD
SS
L
D
Extremely Low Off-State Switch Leakage,
Resulting in Very Low Offset Current and
High Effective Off-State Resistance: 10 pA
− Digital Signal Switching/Multiplexing
− Transmission-Gate Logic Implementation
− Analog-to-Digital and Digital-to-Analog
Conversion
− Digital Control of Frequency, Impedance,
Phase, and Analog-Signal Gain
Typical at V
− V = 10 V, T = 25°C
DD
SS A
D
D
Extremely High Control Input Impedance
(Control Circuit Isolated From Signal
12
Circuit): 10 Ω Typical
Low Crosstalk Between Switches: −50 dB
Typical at f = 8 MHz, R = 1 kΩ
is
L
E, F, M, NS, OR PW PACKAGE
(TOP VIEW)
1
2
3
4
5
6
7
14
13
12
11
SIG A IN/OUT
SIG A OUT/IN
SIG B OUT/IN
SIG B IN/OUT
CONTROL B
CONTROL C
V
DD
CONTROL A
CONTROL D
SIG D IN/OUT
10 SIG D OUT/IN
9
8
SIG C OUT/IN
SIG C IN/OUT
V
SS
description/ordering information
The CD4066B is a quad bilateral switch intended for the transmission or multiplexing of analog or digital signals.
It is pin-for-pin compatible with the CD4016B, but exhibits a much lower on-state resistance. In addition, the
on-state resistance is relatively constant over the full signal-input range.
The CD4066B consists of four bilateral switches, each with independent controls. Both the p and the n devices
in a given switch are biased on or off simultaneously by the control signal. As shown in Figure 1, the well of the
n-channel device on each switch is tied to either the input (when the switch is on) or to V (when the switch
SS
is off). This configuration eliminates the variation of the switch-transistor threshold voltage with input signal and,
thus, keeps the on-state resistance low over the full operating-signal range.
The advantages over single-channel switches include peak input-signal voltage swings equal to the full supply
voltage and more constant on-state impedance over the input-signal range. However, for sample-and-hold
applications, the CD4016B is recommended.
Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of
Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.
ꢓ
ꢓ
ꢐ
ꢇ
ꢤ
ꢁ
ꢟ
ꢊ
ꢀ
ꢝ
ꢎ
ꢞ
ꢌ
ꢘ
ꢇ
ꢖ
ꢔ
ꢗ
ꢁ
ꢋ
ꢎ
ꢋ
ꢕ
ꢖ
ꢠ
ꢗ
ꢘ
ꢞ
ꢙ
ꢚ
ꢛ
ꢛ
ꢜ
ꢜ
ꢕ
ꢕ
ꢘ
ꢘ
ꢖ
ꢖ
ꢕ
ꢝ
ꢝ
ꢡ
ꢞ
ꢟ
ꢙ
ꢙ
ꢠ
ꢠ
ꢖ
ꢜ
ꢛ
ꢚ
ꢝ
ꢝ
ꢘ
ꢗ
ꢡ
ꢎꢠ
ꢟ
ꢢ
ꢝ
ꢣ
ꢕ
ꢞ
ꢛ
ꢝ
ꢜ
ꢕ
ꢜ
ꢘ
ꢙ
ꢖ
ꢟ
ꢤ
ꢛ
ꢖ
ꢜ
ꢜ
ꢠ
ꢝ
ꢥ
Copyright 2003, Texas Instruments Incorporated
ꢙ
ꢘ
ꢞ
ꢜ
ꢘ
ꢙ
ꢚ
ꢜ
ꢘ
ꢝ
ꢡ
ꢕ
ꢗ
ꢕ
ꢞ
ꢠ
ꢙ
ꢜ
ꢦ
ꢜ
ꢠ
ꢙ
ꢘ
ꢗ
ꢧ
ꢛ
ꢌ
ꢖ
ꢚ
ꢠ
ꢝ
ꢜ
ꢛ
ꢖ
ꢤ
ꢛ
ꢙ
ꢤ
ꢨ
ꢛ
ꢜ ꢠ ꢝ ꢜꢕ ꢖꢪ ꢘꢗ ꢛ ꢣꢣ ꢡꢛ ꢙ ꢛ ꢚ ꢠ ꢜ ꢠ ꢙ ꢝ ꢥ
ꢙ
ꢙ
ꢛ
ꢖ
ꢜ
ꢩ
ꢥ
ꢓ
ꢙ
ꢘ
ꢤ
ꢟ
ꢞ
ꢜ
ꢕ
ꢘ
ꢖ
ꢡ
ꢙ
ꢘ
ꢞ
ꢠ
ꢝ
ꢝ
ꢕ
ꢖ
ꢪ
ꢤ
ꢘ
ꢠ
ꢝ
ꢖ
ꢘ
ꢜ
ꢖ
ꢠ
ꢞ
ꢠ
ꢝ
ꢝ
ꢛ
ꢙ
ꢕ
ꢣ
ꢩ
ꢕ
ꢖ
ꢞ
ꢣ
ꢟ
ꢤ
ꢠ
1
POST OFFICE BOX 655303 • DALLAS, TEXAS 75265
5秒后页面跳转
解析光耦仿真器：升级光耦合器技术的必要性
英伟达新一代Blackwell GPU过热问题致交付延迟
国产厂商思特威CMOS图像传感器芯片单月出货超1亿颗，技术创新引领行业发展
台积电5nm和3nm产能利用率达100%，半导体行业景气度持续攀升
微信公众号
抖音公众号
浙公网安备 33010502006866号 浙ICP备10014259号-119
营业执照ICP证
数据手册
如果您发现信息不准确，
