5秒后页面跳转
捷配首页

Datasheet > CD4035BFMSR
CD4035BFMSR PDF预览

CD4035BFMSR

更新时间： 2024-11-04 15:31:31
品牌 Logo 应用领域
瑞萨 - RENESAS 输出元件
页数 文件大小 规格书
10页 118K
描述
4000/14000/40000 SERIES, 4-BIT RIGHT PARALLEL IN PARALLEL OUT SHIFT REGISTER, CONFIGURABLE OUTPUT, CDIP16, FRIT SEALED, DIP-16

阅读下载

中文翻译

获取价格

CD4035BFMSR 技术参数

是否Rohs认证： 不符合生命周期：Obsolete
零件包装代码：DIP包装说明：DIP, DIP16,.3
针数：16Reach Compliance Code：not_compliant
HTS代码：8542.39.00.01风险等级：5.15
计数方向：RIGHT系列：4000/14000/40000
JESD-30 代码：R-GDIP-T16JESD-609代码：e0
长度：19.05 mm逻辑集成电路类型：PARALLEL IN PARALLEL OUT
最大频率@ Nom-Sup：2000000 Hz位数：4
功能数量：1端子数量：16
最高工作温度：125 °C最低工作温度：-55 °C
输出极性：CONFIGURABLE封装主体材料：CERAMIC, GLASS-SEALED
封装代码：DIP封装等效代码：DIP16,.3
封装形状：RECTANGULAR封装形式：IN-LINE
峰值回流温度（摄氏度）：NOT SPECIFIED电源：5/15 V
传播延迟（tpd）：675 ns认证状态：Not Qualified
筛选级别：MIL-PRF-38535 Class V座面最大高度：5.08 mm
子类别：Shift Registers标称供电电压 (Vsup)：5 V
表面贴装：NO技术：CMOS
温度等级：MILITARY端子面层：Tin/Lead (Sn/Pb)
端子形式：THROUGH-HOLE端子节距：2.54 mm
端子位置：DUAL处于峰值回流温度下的最长时间：NOT SPECIFIED
总剂量：100k Rad(Si) V触发器类型：POSITIVE EDGE
宽度：3.9 mm最小 fmax：1.48 MHz
Base Number Matches：1

CD4035BFMSR 数据手册

 浏览型号CD4035BFMSR的Datasheet PDF文件第2页浏览型号CD4035BFMSR的Datasheet PDF文件第3页浏览型号CD4035BFMSR的Datasheet PDF文件第4页浏览型号CD4035BFMSR的Datasheet PDF文件第5页浏览型号CD4035BFMSR的Datasheet PDF文件第6页浏览型号CD4035BFMSR的Datasheet PDF文件第7页 
CD4035BMS  
CMOS 4 -Stage Parallel  
In/Parallel Out Shift Register  
December 1992  
Features  
Description  
• J - K Serial Inputs and True/Complement Outputs  
• High Voltage Type (20V Rating)  
CD4035BMS is a four stage clocked signal serial register  
with provision for synchronous PARALLEL inputs to each  
stage and SERIAL inputs to the first stage via JK logic. Reg-  
ister stages 2, 3, and 4 are coupled in a serial D flip-flop con-  
figuration when the register is in the serial mode  
(PARALLEL/SERIAL control low).  
• 4-Stage Clocked Shift Operation  
• Synchronous Parallel Entry on All 4 Stages  
• JK Inputs on First Stage  
Parallel entry into each register stage is permitted when the  
PARALLEL/SERIAL control is high.  
• Asynchronous True/Complement Control on All Out-  
puts  
In the parallel or serial mode information is transferred on  
positive clock transitions.  
• Static Flip-Flop Operation; Master-Slave Configura-  
tion  
When the TRUE/COMPLEMENT control is high, the true  
contents of the register are available at the output terminals.  
When the TRUE/COMPLEMENT control is low, the outputs  
are the complements of the data in the register. The TRUE/  
COMPLEMENT control functions asynchronously with  
respect to the CLOCK signal.  
• Buffered Inputs and Outputs  
• High Speed Operation 12MHz (Typ) at VDD = 10V  
• 100% Tested for Quiescent Current at 20V  
• Standardized, Symmetrical Output Characteristics  
• 5V, 10V and 15V Parametric Ratings  
JK input logic is provided on the first stage SERIAL input to  
minimize logic requirements particularly in counting and  
sequence-generation applications. With JK inputs connected  
together, the first stage becomes a D flip-flop. An asynchro-  
nous common, RESET is also provided.  
• Meets All Requirements of JEDEC Tentative Standard  
Number 13A, “Standard Specifications for Description  
of ‘B’ Series CMOS Devices”  
Applications  
The CD4035BMS series type is supplied in these 16 lead  
outline packages  
• Counters, Registers  
Braze Seal DIP  
Frit Seal DIP  
H4T  
H1F  
- Arithmetic-Unit Registers  
- Shift Left/Shift Right Registers  
- Serial-to-Parallel/Parallel-to-Serial Conversions  
Ceramic Flatpack H6W  
• Sequence Generation  
• Control Circuits  
• Code Conversion  
Functional Diagram  
Pinout  
FIRST STAGE TRUTH TABLE  
CD4035BMS  
TOP VIEW  
PARALLEL IN  
tn  
tn-1 (INPUT)  
(OUTPUT)  
1
2
3
4
9
10  
11  
12  
CL  
J
0
1
X
1
K
X
X
0
R
0
0
0
0
Qn-1  
Qn  
0
4
3
6
7
2
5
Q1/Q1  
1
2
3
4
5
6
7
8
16 VDD  
15 Q2/Q2  
14 Q3/Q3  
13 Q4/Q4  
12 PI-4  
J
0
0
SER  
IN  
TRUE/  
COMP.  
K
1
CLK  
P/S  
K
J
4-STAGE REGISTER  
1
0
0
Qn-1  
Qn-1  
Toggle  
Mode  
T/C  
RESET  
CLOCK  
P/S  
RESET  
11 PI-3  
1
15  
14  
13  
X
X
X
1
X
X
0
0
1
1
Qn-1  
X
1
Qn-1  
0
VDD = 16  
VSS = 8  
10 PI-2  
Q1/Q1 Q2/Q2 Q3/Q3 Q4/Q4  
T/C OUT  
9
PI-1  
VSS  
X
CAUTION: These devices are sensitive to electrostatic discharge; follow proper IC Handling Procedures.  
File Number 3308  
1-888-INTERSIL or 321-724-7143 | Copyright © Intersil Corporation 1999  
7-851  
1234567...10

中文翻译

下载PDF

与CD4035BFMSR相关器件

型号 品牌 获取价格 描述 数据表
CD4035BH TI

获取价格

 		CMOS 4-STAGE PARALLEL IN/PARALLEL OUT SHIFT REGISTER
CD4035BK3 RENESAS

获取价格

 		Parallel In Parallel Out, 4000/14000/40000 Series, 4-Bit, Right Direction, Configurable Ou
CD4035BKMSH RENESAS

获取价格

 		IC,SHIFT REGISTER,CMOS, RAD HARD,FP,16PIN,CERAMIC
CD4035BKMSR RENESAS

获取价格

 		4000/14000/40000 SERIES, 4-BIT RIGHT PARALLEL IN PARALLEL OUT SHIFT REGISTER, CONFIGURABLE
CD4035BM TI

获取价格

 		Parallel In/Parallel Out Shift Refister
CD4035BM NSC

获取价格

 		4-Bit Parallel-In/Parallel-Out Shift Register
CD4035BM96 TI

获取价格

 		Parallel In/Parallel Out Shift Refister
CD4035BM96E4 TI

获取价格

 		Parallel In/Parallel Out Shift Refister
CD4035BM96G4 TI

获取价格

 		Parallel In/Parallel Out Shift Refister
CD4035BMD TI

获取价格

 		IC,SHIFT REGISTER,CMOS,DIP,16PIN,CERAMIC

与CD4035BFMSR相关文章

您还可以找


热门产品
PCB打样/小批量
铝基板
BOM智能配单
PCBA制造
钣金
精密CNC
模具注塑
薄膜开关
精选活动
PCBA打样特惠
四六层板品质升级
铝基板品质升级
一体化电子制造
DFM下载
服务支持
企业认证
产品展示
工厂展示
工艺能力
积分商城
关于捷配
捷配简介
企业文化
公司动态
人才招聘
联系我们
帮助中心
下单流程
付款流程
开票流程
常见问题
全球PCB制造服务专线 400-613-0088

工作时间：9:00-21:00

CEO邮箱：ceo@jiepei.com

投诉邮箱：tousu@jiepei.com

捷配网-微信公众号 微信公众号
捷配网-微信公众号 抖音公众号
资质认证：
合作快递：
支付方式：
Copyright © 2024 Jiepei.com Inc. All Rights Reserved. 版权所有:杭州捷配信息科技有限公司 浙公网安备 33010502006866号 浙ICP备10014259号-119 营业执照ICP证