CD4034BM

更新时间： 2024-11-03 22:54:19

品牌	Logo	应用领域
美国国家半导体 - NSC		触发器逻辑集成电路光电二极管输出元件输入元件
页数	文件大小	规格书
12页	200K
描述
8-Stage TRI-STATE Bidirectional Parallel/Serial Input/Output Bus Register

阅读下载

中文翻译

获取价格

数据手册

如果您发现信息不准确，欢迎纠错

CD4034BM 数据手册

February 1988

CD4034BM/CD4034BC 8-Stage TRI-STATE Bidirectional

Parallel/Serial Input/Output Bus Register

General Description

The CD4034BM/CD4034BC is an 8-bit CMOS static shift

which, when combined with serial shifting operations, can

be used to (1) bidirectionally transfer parallel data between

two buses, (2) convert serial data to parallel form and direct

them to either of two buses, (3) store (recirculate) parallel

data, or (4) accept parallel data from either of two buses

and convert them to serial form. These operations are con-

trolled by five control inputs:

All register stages are D-type master-slave flip-flops with

separate master and slave clock inputs generated internally

to allow synchronous or asynchronous data transfer from

master to slave.

All inputs are protected against damage due to static dis-

charge by diode clamps to V

and V

Features

Wide supply voltage range

High noise immunity

Low power TTL

3.0V to 18V

0.45 V (typ.)

A ENABLE (AE): ‘‘A’’ data port is enabled only when AE

is at logical ‘‘1’’. This allows the use of a common bus

for multiple packages.

Fan out of 2 driving 74L

or 1 driving 74LS

compatibility

A-BUS-TO-B-BUS/B-BUS-TO-A-BUS (A/B): This input

controls the direction of data flow. When at logical ‘’1’’,

data flows from port A to B (A is input, B is output).

When at logical ‘‘0’’, the data flow direction is reversed.

RCA CD4034B second source

Applications

Parallel Input/Parallel Output

Parallel Input/Serial Output

Serial Input/Parallel Output

Serial Input/Serial Output register

Shift right/shift left register

ASYNCHRONOUS/SYNCHRONOUS (A/S): When A/S

is at logical ‘‘0’’, data transfer occurs at positive tran-

sition of the CLOCK. When A/S is at logical ‘‘1’’, data

transfer is independent of the CLOCK for parallel opera-

tion. In serial mode, A/S input is internally disabled such

that operation is always synchronous. (Asynchronous

serial operation is not possible.)

Shift right/shift left with parallel loading

Address register

Buffer register

PARALLEL/SERIAL (P/S): A logical ‘‘1’’ P/S input al-

lows data transfer into the registers via A or B port (syn-

Bus system register with enable parallel lines at bus

side

logical ‘‘0’’, asynchronous if A/S

chronous if A/S

Double bus register system

logical ‘‘1’’). A logical ‘‘0’’ P/S allows serial data to

transfer into the register synchronously with the positive

transition of the CLOCK, independent of the A/S input.

Up-down Johnson or ring counter

Pseudo-random code generators

Sample and hold register (storage, counting, display)

Frequency and phase comparator

CLOCK: Single phase, enabled only in synchronous

logical ‘‘0’’

logical ‘‘0’’.

mode. (Either P/S

logical ‘‘1’’ and A/S

or P/S

Connection Diagram

Dual-In-Line Package

Order Number CD4034B

TL/F/5963–1

Top View

TRI-STATEÉ is a registered trademark of National Semiconductor Corporation.

1995 National Semiconductor Corporation

TL/F/5963

RRD-B30M105/Printed in U. S. A.

12 3 4 5 6 7...12

中文翻译

下载PDF

与CD4034BM相关器件

型号	品牌	获取价格	描述	数据表
CD4034BM96	TI	获取价格	4000/14000/40000 SERIES, 8-BIT BIDIRECTIONAL PARALLEL IN PARALLEL OUT SHIFT REGISTER, TRUE
CD4034BM96E4	TI	获取价格	4000/14000/40000 SERIES, 8-BIT BIDIRECTIONAL PARALLEL IN PARALLEL OUT SHIFT REGISTER, TRUE
CD4034BM96G4	TI	获取价格	4000/14000/40000 SERIES, 8-BIT BIDIRECTIONAL PARALLEL IN PARALLEL OUT SHIFT REGISTER, TRUE
CD4034BMD	TI	获取价格	暂无描述
CD4034BMD	NSC	获取价格	IC,SHIFT REGISTER,CMOS,DIP,24PIN,CERAMIC
CD4034BME4	TI	获取价格	CMOS 8-Stage Static Bidirectional Parallel/Serial
CD4034BMF	TI	获取价格	IC 4000/14000/40000 SERIES, 8-BIT BIDIRECTIONAL PARALLEL IN PARALLEL OUT SHIFT REGISTER, T
CD4034BMG4	TI	获取价格	CMOS 8-Stage Static Bidirectional Parallel/Serial
CD4034B-MIL	TI	获取价格	CMOS 8 级静态双向并行/串行输入/输出总线寄存器
CD4034BMJ	NSC	获取价格	IC 4000/14000/40000 SERIES, 8-BIT BIDIRECTIONAL PARALLEL IN PARALLEL OUT SHIFT REGISTER, T

与CD4034BM相关文章

英伟达新AI芯片Rubin或提前半年亮相
2024-11-05

13
苹果iPhone 17将全系采用三星/LG显示LTPO OLED面板
2024-11-05

7
三星深化印度制造布局，供应链本地化进程加速
2024-10-29

35
芯擎科技“星辰一号”自动驾驶芯片点亮成功，2025年量产在即
2024-10-29

31

产品中心

服务支持

精选活动

关于我们

帮助中心

CD4034BM

CD4034BM 数据手册

与CD4034BM相关器件

与CD4034BM相关文章

您还可以找

产品中心

服务支持

精选活动

关于我们

帮助中心

CD4034BM

CD4034BM 数据手册

与CD4034BM相关器件

与CD4034BM相关文章

您还可以找

您在本页遇到什么问题？