CD40175BMS
CMOS Quad ‘D’ Type Flip-Flop
December 1992
Features
Pinout
CD40175BMS
TOP VIEW
• High Voltage Type (20V Rating)
• Output Compatible with Two HTL Loads, Two Low Power
TTL Loads, or One Low Power Schottky TTL Load
CLEAR
Q1
1
2
3
4
5
6
7
8
16 VDD
15 Q4
14 Q4
13 D4
12 D3
11 Q3
10 Q3
• Functional Equivalent to TTL74175
• 100% Tested for Quiescent Current at 20V
• 5V, 10V and 15V Parametric Ratings
Q1
D1
D2
• Maximum Input Current of 1µA at 18V Over Full Pack-
age Temperature Range; 100nA at 18V and +25oC
Q2
Q2
• Noise Margin (Over Full Package/Temperature Range)
- 1V at VDD = 5V
9
CLOCK
VSS
- 2V at VDD = 10V
VDD = PIN 16
VSS = PIN 8
- 2.5V at VDD = 15V
• Standardized Symmetrical Output Characteristics
• Meets All Requirements of JEDEC Tentative Standard
No. 13B, “Standard Specifications for Description of
‘B’ Series CMOS Devices”
Functional Diagram
Applications
4
2
3
Q1
Q1
D1
• Shift Registers
F/F1
F/F2
• Buffer/Storage Registers
• Pattern Generators
5
7
6
Q2
Q2
D2
Description
12
10
11
CD40175BMS consists of four identical D-type flip-flops.
Each flip-flop has an independent DATA D input and comple-
mentary Q and Q outputs. The CLOCK and CLEAR inputs
are common to all flip-flops. Data are transferred to the Q
outputs on the positive going transition of the clock pulse. All
four flip-flops are simultaneously reset by a low level on the
CLEAR input.
Q3
Q3
D3
F/F3
F/F4
13
15
14
Q4
Q4
D4
These devices can function as shift register elements or as
T-type flip-flops for toggle and counter applications.
9
CLOCK
VSS = 8
VDD = 16
1
CLEAR
The CD40175BMS is supplied in these 16-lead outline
packages:
Braze Seal DIP
H4T
Ceramic Flatpack
H6W
CAUTION: These devices are sensitive to electrostatic discharge; follow proper IC Handling Procedures.
File Number 3360
1-888-INTERSIL or 321-724-7143 | Copyright © Intersil Corporation 1999
7-1392