CAV25640
64-Kb SPI Serial CMOS
EEPROM
Description
The CAV25640 is a 64−Kb Serial CMOS EEPROM device
internally organized as 8Kx8 bits. This features a 64−byte page write
buffer and supports the Serial Peripheral Interface (SPI) protocol. The
device is enabled through a Chip Select (CS) input. In addition, the
required bus signals are clock input (SCK), data input (SI) and data
output (SO) lines. The HOLD input may be used to pause any serial
communication with the CAV25640 device. The device features
software and hardware write protection, including partial as well as
full array protection.
http://onsemi.com
SOIC−8
V SUFFIX
TSSOP−8
Y SUFFIX
CASE 751BD
CASE 948AL
Features
• Automotive Temperature Grade 1 (−40°C to +125°C)
• 10 MHz SPI Compatible
TDFN−8
VP2 SUFFIX
CASE 511AK
• 2.5 V to 5.5 V Supply Voltage Range
• SPI Modes (0,0) & (1,1)
• 64−byte Page Write Buffer
• Self−timed Write Cycle
PIN CONFIGURATION
• Hardware and Software Protection
• CAV Prefix for Automotive and Other Applications Requiring Site
and Change Control
1
CS
SO
WP
V
CC
HOLD
SCK
SI
• Block Write Protection
1
1
− Protect / , / or Entire EEPROM Array
V
4
2
SS
• Low Power CMOS Technology
• 1,000,000 Program/Erase Cycles
• 100 Year Data Retention
• SOIC, TSSOP 8−lead and TDFN 8−pad Packages
• This Device is Pb−Free, Halogen Free/BFR Free, and RoHS
Compliant
SOIC (V), TSSOP (Y), TDFN (VP2)
PIN FUNCTION
Pin Name
Function
Chip Select
CS
SO
WP
Serial Data Output
Write Protect
V
CC
V
Ground
SS
SI
SI
Serial Data Input
Serial Clock
CS
CAV25640
SO
SCK
WP
HOLD
SCK
HOLD
Hold Transmission Input
Power Supply
V
CC
V
SS
ORDERING INFORMATION
See detailed ordering and shipping information in the package
dimensions section on page 14 of this data sheet.
Figure 1. Functional Symbol
© Semiconductor Components Industries, LLC, 2011
1
Publication Order Number:
July, 2011 − Rev. 0
CAV25640/D