5秒后页面跳转
C9827JT PDF预览

C9827JT

更新时间: 2024-01-20 10:27:38
品牌 Logo 应用领域
其他 - ETC 晶体时钟发生器外围集成电路光电二极管
页数 文件大小 规格书
25页 171K
描述
CPU SYSTEM CLOCK GENERATOR|TSSOP|56PIN|PLASTIC

C9827JT 技术参数

是否无铅: 含铅是否Rohs认证: 不符合
生命周期:Obsolete零件包装代码:TSSOP
包装说明:TSSOP-56针数:56
Reach Compliance Code:compliantECCN代码:EAR99
HTS代码:8542.39.00.01风险等级:5.25
JESD-30 代码:R-PDSO-G56JESD-609代码:e0
长度:14 mm湿度敏感等级:1
端子数量:56最高工作温度:70 °C
最低工作温度:最大输出时钟频率:200 MHz
封装主体材料:PLASTIC/EPOXY封装代码:TSSOP
封装等效代码:TSSOP56,.3,20封装形状:RECTANGULAR
封装形式:SMALL OUTLINE, THIN PROFILE, SHRINK PITCH峰值回流温度(摄氏度):240
电源:3.3 V主时钟/晶体标称频率:14.318 MHz
认证状态:Not Qualified座面最大高度:1.2 mm
子类别:Clock Generators最大压摆率:280 mA
最大供电电压:3.465 V最小供电电压:3.135 V
标称供电电压:3.3 V表面贴装:YES
技术:CMOS温度等级:COMMERCIAL
端子面层:Tin/Lead (Sn/Pb)端子形式:GULL WING
端子节距:0.5 mm端子位置:DUAL
处于峰值回流温度下的最长时间:30宽度:6.1 mm
uPs/uCs/外围集成电路类型:CLOCK GENERATOR, PROCESSOR SPECIFICBase Number Matches:1

C9827JT 数据手册

 浏览型号C9827JT的Datasheet PDF文件第2页浏览型号C9827JT的Datasheet PDF文件第3页浏览型号C9827JT的Datasheet PDF文件第4页浏览型号C9827JT的Datasheet PDF文件第6页浏览型号C9827JT的Datasheet PDF文件第7页浏览型号C9827JT的Datasheet PDF文件第8页 
C9827J  
High Performance Pentium® 4 Clock Synthesizer  
Byte 4: DRCG Control Register  
Byte 5: Clock control register  
(all bits are read and write functional)  
(all bits are read and write functional)  
Bit  
7
@Pup  
0
Pin#  
-
Description  
Bit  
7
6
5
4
@Pup  
Pin#  
Description  
SS2 Spread Spectrum control bit  
(0=down spread, 1=Center spread)  
Reserved  
3V66_0 Output Enabled  
1 = enabled, 0 = disabled  
3V66_1/VCH Output Enable  
1 = enabled, 0 = disabled  
3V66_5 Output Enable  
1 = enabled, 0 = disabled  
66B2/3V66_4 Output Enabled  
1 = enabled, 0 = disabled  
66B1/3V66_3 Output Enabled  
1 = enabled, 0 = disabled  
66B0/3V66_2 Output Enabled  
1 = enabled, 0 = disabled  
0
1
0
0
0
0
-
-
-
-
-
-
SS1 Spread Spectrum control bit  
SS0 Spread Spectrum control bit  
66IN to 66M delay Control MSB, See table  
66IN to 66M delay Control LSB, See table  
Reserved  
48MDOT edge rate control. When set to 1,  
the edge is slowed by 15%.  
Reserved  
6
5
0
1
-
33  
3
2
4
3
2
1
0
1
1
1
1
1
35  
24  
23  
22  
21  
1
0
0
0
-
-
USB edge rate control. When set to 1, the  
edge is slowed by 15%  
Byte 7: Watch Dog Time Stamp Register  
Bit  
7
6
5
4
3
2
1
0
@Pup  
Pin#  
Description  
Reserved  
Reserved  
Reserved  
Reserved  
Reserved  
Reserved  
Reserved  
Reserved  
0
0
0
0
0
0
0
0
-
-
-
-
-
-
-
-
Byte 6: Silicon Signature Register  
(all bits are read only)  
Bit  
7
6
5
4
3
2
1
0
@Pup  
Pin#  
Description  
0
0
0
0
0
0
1
1
-
-
-
-
-
-
-
-
Vendor Code  
011 = IMI  
Byte 9: Dial-a-Frequency™ Control Register R  
(all bits are read and write functional)  
Bit  
7
6
5
4
3
2
1
0
@Pup  
Pin#  
Description  
R6 MSB  
R5  
R4  
R3  
R2  
R1  
R0, LSB  
R and N register load gate 0=gate closed  
(data is latched), 1=gate open (data is  
loading from SMBus registers into R and  
N)  
Note: When writing to this register the device will acknowledge the  
write operation, but the data itself will be ignored.  
0
0
0
0
0
0
0
0
-
-
-
-
-
-
-
-
Byte 8: Dial-a-Frequency™ Control Register N  
(all bits are read and write functional)  
Bit  
7
6
5
4
3
2
1
0
@Pup  
Pin#  
Description  
N7, MSB  
N6  
N5  
N4  
N3  
N2  
N3  
N0, LSB  
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
66IN to 66M Delay Control Table  
Byte5  
Delay (ns)  
Bit5  
0
Bit4  
0
4.29  
0
1
4.43  
1
1
0
1
3.95 (default)  
3.95  
Cypress Semiconductor Corporation  
525 Los Coches St.  
Document#: 38-07107 Rev. **  
5/24/2001  
Milpitas, CA 95035. Tel: 408-263-6300, Fax: 408-263-6571  
http://www.cypress.com  
Page 5 of 25  

与C9827JT相关器件

型号 品牌 描述 获取价格 数据表
C9827JY ETC CPU SYSTEM CLOCK GENERATOR|SSOP|56PIN|PLASTIC

获取价格

C9829BY CYPRESS Processor Specific Clock Generator, CMOS, PDSO56, SSOP-56

获取价格

C982P PERKINELMER CHANNEL PHOTO MULTIPLIER

获取价格

C983 PERKINELMER CHANNEL PHOTO MULTIPLIER

获取价格

C9830CY CYPRESS Processor Specific Clock Generator, CMOS, PDSO48, SSOP-48

获取价格

C9832HT ETC CPU SYSTEM CLOCK GENERATOR|TSSOP|56PIN|PLASTIC

获取价格