CERAMIC HIGH RELIABILITY
GENERAL INFORMATION GR900 SERIES
HIGH RELIABILITY — GR900 / Q-SPEC
GR900 capacitors are intended for use in any application where the
4. Insulation Resistance: The 25°C measurement with rated
voltage applied shall be the lesser of 100 GΩ or 1000 Megohm -
Microfarads (100% of lot).
chance of failure must be reduced to the lowest possible level. While
any well-made multilayer ceramic capacitor is an inherently reliable
device, GR900 capacitors receive special attention in all phases of
manufacture including:
*5. Insulation Resistance: The 125°C measurement with rated
voltage applied shall be the lesser of 10 GΩ or 100 Megohm -
Microfarads (100% of lot). For chips, 125°C IR is performed prior to
Step 3 above.
•
•
•
•
•
•
•
Raw Materials Selection
Clean Room Production
Individual Batch Testing
C-SAM (when applicable)
Singular Batch Identity is Maintained
Destructive Physical Analysis
6. Storage at 150°C for 2 hours minimum without voltage applied
followed by a 12-hour minimum stabilization period (temperature
characteristic BX only).
7. Capacitance: Shall be within specified tolerance at 25°C (100%
of lot). (Aging phenomenon is taken into account for BX dielectric
to obtain capacitance.)
These parts are well worth the added investment in comparison to the
cost of a device or system failure.
Typical applications include: Medical, Aerospace, Communication
Satellites, Radar and Guidance Systems.
8. Dissipation Factor: Shall not exceed 2.5% for X7R (BX)
dielectric, 0.15% for C0G (BP) dielectric at 25°C. (100% of lot.)
SCREENING AND SAMPLE TESTS
9. Percent Defective Allowable (PDA): The overall PDA is 8% for
parts outside the MIL-PRF-123 values. The PDA is per MIL-PRF-
123 for all parts that are valid MIL-PRF-123 values. The PD
includes steps 1 through 8 above with the following exceptions.
Capacitance exclusion - capacitance values no more than 5% or
.5pF, whichever is greater for BX characteristic or 1% or .3pF,
whichever is greater for BP characteristic beyond specified
tolerance limit, shall be removed from the lot but shall not be
considered defective for determination of the PD.
Each batch receives the following testing/inspections:
In Process Inspection (Per MIL-PRF-123):
1. 100% Visual Inspection.
2. Destructive Physical Analysis: (DPA) - A sample is pulled from
each lot and examined per EIA-469 and KEMET’s strict internal
void and delamination criteria. Sampling plan is per MIL-PRF-123.
Insulation Resistance at 25°C — Product which is not acceptable
for twice the military limit but is acceptable per the military limit, is
removed from the lot but shall not be considered defective for
determination of the PD.
3. C-SAM (GR900 / “A” in the fifth character position of the ordering
code): May be performed on batches failing to meet the DPA
criteria for removal of marginal product. Not required on each lot.
10. Visual and Mechanical Examination: Performed per MIL-
PRF-123 criteria.
C-SAM (Q-SPEC / “Q” in the fifth character position of the ordering
code): Receive 100% C-SAM of lot prior to application of end
metallization.
11. Radiographic Examination (Leaded Devices Only): Radial
devices receive a one-plane X-ray.
Group A
12. Destructive Physical Analysis (DPA): A sample is examined
on each lot per EIA-469. Sampling Plan is per MIL-PRF-123.
1. Thermal Shock: Materials used in the construction of multilayer
ceramic capacitors possess various thermal coefficients of expansion.
To assure maximum uniformity, each part is temperature cycled in
accordance to MIL-STD-202, Method 107, Condition A with Step 3
being 125°C. Number of cycles shall be 20 (100% of lot).
STANDARD PACKAGING
All products are packaged in trays except C512 capacitors which
are packaged 1 piece per bag.
2. Voltage Conditioning: One of the most strenuous environments for
any capacitor is the high temperature/high voltage test. All units are
subject to twice-rated voltage to the units at the maximum rated
temperature of 125°C for a minimum of 168 hours and a maximum of
264 hours. The voltage conditioning may be terminated at any time
during 168 hours to 264 hours time interval that confirmed failures meet
the requirements of the PDA during the last 48 hours of 1 unit or .4%
(100% of lot).
*Note: All packaging is ESD protected.
DATA PACKAGE
A data package is sent with each shipment which contains:
1. Final Destructive Physical Analysis (DPA) report.
Optional Voltage Conditioning (Accelerated Voltage
Conditioning): All conditions of the standard voltage conditioning
apply with the exception of increased voltage and decreased test time.
Refer to MIL-PRF-123 for the proper formula.
2. Certificate of Compliance stating that the parts meet all
applicable requirements of the appropriate military specification to
the best failure level to which KEMET is approved.
3. Summary of Group A Testing.
*Step 5 is performed on chips at this point (100% of lot).
Group B
3. Dielectric Withstanding Voltage: 250% of the DC rated voltage at
25°C (100% of lot).
MIL-PRF-123 Group B testing is available with special order.
Please contact KEMET for additional information and ordering
details.
© KEMET Electronics Corporation • P.O. Box 5928 • Greenville, SC 29606 (864) 963-6300 • www.kemet.com
12
5秒后页面跳转
英伟达新AI芯片Rubin或提前半年亮相
苹果iPhone 17将全系采用三星/LG显示LTPO OLED面板
三星深化印度制造布局，供应链本地化进程加速
芯擎科技“星辰一号”自动驾驶芯片点亮成功，2025年量产在即
微信公众号
抖音公众号
浙公网安备 33010502006866号 浙ICP备10014259号-119
营业执照ICP证
技术参数
数据手册
如果您发现信息不准确，
