5秒后页面跳转
BUK110-50GL,118 PDF预览

BUK110-50GL,118

更新时间: 2024-09-25 14:48:11
品牌 Logo 应用领域
恩智浦 - NXP 驱动接口集成电路
页数 文件大小 规格书
11页 82K
描述
BUK110-50GL - PowerMOS transistor Logic level TOPFET D2PAK 3-Pin

BUK110-50GL,118 技术参数

生命周期:Transferred零件包装代码:D2PAK
包装说明:,针数:3
Reach Compliance Code:unknownECCN代码:EAR99
HTS代码:8542.39.00.01风险等级:5.12
Is Samacsys:N内置保护:TRANSIENT; OVER VOLTAGE; THERMAL
接口集成电路类型:BUFFER OR INVERTER BASED PERIPHERAL DRIVERJESD-30 代码:R-PSSO-G3
功能数量:1端子数量:3
封装主体材料:PLASTIC/EPOXY封装形状:RECTANGULAR
封装形式:SMALL OUTLINE认证状态:Not Qualified
标称供电电压:5 V表面贴装:YES
端子形式:GULL WING端子位置:SINGLE
Base Number Matches:1

BUK110-50GL,118 数据手册

 浏览型号BUK110-50GL,118的Datasheet PDF文件第2页浏览型号BUK110-50GL,118的Datasheet PDF文件第3页浏览型号BUK110-50GL,118的Datasheet PDF文件第4页浏览型号BUK110-50GL,118的Datasheet PDF文件第5页浏览型号BUK110-50GL,118的Datasheet PDF文件第6页浏览型号BUK110-50GL,118的Datasheet PDF文件第7页 
Philips Semiconductors  
Product specification  
PowerMOS transistor  
Logic level TOPFET  
BUK110-50GL  
DESCRIPTION  
QUICK REFERENCE DATA  
Monolithic temperature and  
overload protected logic level power  
MOSFET in a 3 pin plastic surface  
mount envelope, intended as a  
general purpose switch for  
automotive systems and other  
applications.  
SYMBOL  
PARAMETER  
MAX.  
UNIT  
VDS  
ID  
Continuous drain source voltage  
Continuous drain current  
50  
45  
125  
150  
35  
V
A
W
˚C  
m  
PD  
Tj  
Total power dissipation  
Continuous junction temperature  
Drain-source on-state resistance  
RDS(ON)  
VIS = 5 V  
APPLICATIONS  
General controller for driving  
lamps  
motors  
solenoids  
heaters  
FEATURES  
FUNCTIONAL BLOCK DIAGRAM  
Vertical power DMOS output  
stage  
DRAIN  
Low on-state resistance  
Overload protection against  
over temperature  
Overload protection against  
short circuit load  
O/V  
CLAMP  
Latched overload protection  
reset by input  
POWER  
INPUT  
MOSFET  
5 V input level  
RIG  
Low threshold voltage  
also allows 5 V control  
Control of power MOSFET  
and supply of overload  
protection circuits  
LOGIC AND  
PROTECTION  
derived from input  
ESD protection on input pin  
Overvoltage clamping for turn  
off of inductive loads  
SOURCE  
Fig.1. Elements of the TOPFET.  
PINNING - SOT404  
PIN CONFIGURATION  
SYMBOL  
PIN  
1
DESCRIPTION  
D
S
mb  
TOPFET  
input  
drain  
2
I
P
3
source  
2
mb drain  
1
3
June 1996  
1
Rev 1.000  

BUK110-50GL,118 替代型号

型号 品牌 替代类型 描述 数据表
BUK110-50GL NXP

功能相似

PowerMOS transistor Logic level TOPFET

与BUK110-50GL,118相关器件

型号 品牌 获取价格 描述 数据表
BUK110-50GL/T3 NXP

获取价格

IC BUF OR INV BASED PRPHL DRVR, PSSO3, SOT404, 3 PIN, Peripheral Driver
BUK110-50GS NXP

获取价格

PowerMOS transistor TOPFET
BUK111-50GL NXP

获取价格

Logic level TOPFET SMD version of BUK112-50GL
BUK112-50GL NXP

获取价格

PowerMOS transistor Logic level TOPFET
BUK113-50DL NXP

获取价格

PowerMOS transistor Logic level TOPFET
BUK114-50L NXP

获取价格

Logic level TOPFET SMD version of BUK104-50L/S
BUK114-50L,118 NXP

获取价格

BUK114-50L-S - Logic level TOPFET SMD version of BUK104-50L/S D2PAK 5-Pin
BUK114-50L/S NXP

获取价格

Logic level TOPFET SMD version of BUK104-50L/S
BUK114-50S NXP

获取价格

Logic level TOPFET SMD version of BUK104-50L/S
BUK114-50S,118 NXP

获取价格

15A, 50V, 0.125ohm, N-CHANNEL, Si, POWER, MOSFET