BC2502A/BC2502B
Block Diagram
CLDO
Mixer
SD/SCL
I2C
FSK
Demodulator
ADC
RFIN
DO/SDA
BPF
XO
XI
LO GEN
Loop
Filter
CP/PFD
VDDRF
VDD
VCO
MMD
BG
LDOs
POR
Channel
Setting
ΣΔ
Cal
Synthesizer
VSS/EP
Pin Assignment
SD/SCL
TEST
RFIN
AVDD
XO
10
1
2
DO/SDA
CLDO
FREQ
DVDD
XI
9
8
7
6
VSS/
3
EP
4
5
BC2502A/BC2502B
10 SOP-EP-A
Pin Description
Pin No.
Pin Name
I/O
Description
DI
DI
RX mode shut-down control, should be pulled low in RX Mode
I2C clock input line in Configuration Mode
Not connected, leave floating
RF LNA input
1
SD/SCL(1)
2
3
4
5
6
7
TEST
RFIN
AVDD
XO
—
AI
PWR
AO
AI
Analog power supply
Crystal oscillator output
XI
Crystal oscillator input
DVDD
PWR
Digital power supply
Pin option for frequency selection:
• GND: 315MHz
• Floating: 433.92MHz
8
FREQ
DI
• VDD: 868.35MHz (BC2502B only)
9
CLDO
PWR
DO
LDO output, connected to a bypass capacitor
Demodulated data output in RX Mode
I2C data line in Configuration Mode
10
—
DO/SDA(1)
VSS/EP(2)
DI/DO
PWR
Exposed pad, must be connected to ground
Legend: DI: Digital Input;
AO: Analog Output;
DO: Digital Output;
PWR: Power.
AI: Analog Input;
Note: 1. The DO/SDA & SD/SCL pins are default connected to a pull-high resistor after a power on reset. After
entering the RX mode, these pull-high resistors are disconnected automatically. An analog debounce
function is added to these two pins.
2. The VSS/EP pin located at the exposed pad.
3.The backside plate of EP shall be well soldered to ground on PCB, otherwise it will downgrade RF performance.
Rev. 1.20
2
December 05, 2022