5秒后页面跳转
ATR0630-EK1 PDF预览

ATR0630-EK1

更新时间: 2022-12-27 23:44:55
品牌 Logo 应用领域
爱特美尔 - ATMEL 全球定位系统
页数 文件大小 规格书
14页 321K
描述
ANTARIS4 Single-chip GPS Receiver

ATR0630-EK1 数据手册

 浏览型号ATR0630-EK1的Datasheet PDF文件第1页浏览型号ATR0630-EK1的Datasheet PDF文件第2页浏览型号ATR0630-EK1的Datasheet PDF文件第3页浏览型号ATR0630-EK1的Datasheet PDF文件第5页浏览型号ATR0630-EK1的Datasheet PDF文件第6页浏览型号ATR0630-EK1的Datasheet PDF文件第7页 
2.2  
General Description  
The ATR0630P1 has been designed especially for mobile applications. It provides high isolation  
between GPS and cellular bands, as well as very low power consumption.  
ATR0630P1 is based on the successful ANTARIS4 technology which includes the ANTARIS  
ROM software, developed by u-blox AG, Switzerland. ANTARIS provides a proven navigation  
engine which is used in high-end car navigation systems, automatic vehicle location (AVL),  
security and surveying systems, traffic control, road pricing, and speed camera detectors, and  
provides location-based services (LBS) worldwide.  
The ANTARIS4 chipset has a very low power consumption and comes with a very low BoM for  
the passive components. Especially, due to its fast search engine and GPS accelerator, the  
ATR0630P1 only needs a GPS crystal (XTAL) as a resonator for the integrated crystal oscillator  
of the ATR0630P1. This saves the considerable higher cost of a TCXO which is required for  
competitor’s systems. Also, as the powerful standard software is available in ROM, no external  
flash memory is needed.  
The L1 input signal (fRF) is a Direct Sequence Spread Spectrum (DSSS) signal with a center fre-  
quency of 1575.42 MHz. The digital modulation scheme is Bi-Phase-Shift-Keying (BPSK) with a  
chip rate of 1.023 Mbps.  
2.3  
2.4  
PMSS Logic  
The power management, startup and shutdown (PMSS) logic ensures reliable operation within  
the recommended operating conditions. The external power control signals PUrf and PUxto are  
passed through Schmitt trigger inputs to eliminate voltage ripple and prevent undesired behavior  
during start-up and shut-down. Digital and analog supply voltages are analyzed by a monitoring  
circuit, enabling the startup of the IC only when it is within a safe operating range.  
XTO  
The XTO is designed for minimum phase noise and frequency perturbations. The balanced  
topology gives maximum isolation from external and ground coupled noise. The built-in jump  
start circuitry ensures reliable start-up behavior of any specified crystal. For use with an external  
TCXO, the XTO circuitry can be used as a single-ended or balanced input buffer.  
The recommended reference frequency is: fXTO = 23.104 MHz.  
2.5  
2.6  
VCO/PLL  
The frequency synthesizer features a balanced VCO and a fully integrated loop filter, thus no  
external components are required. The VCO combines very good phase noise behavior and  
excellent spurious suppression. The relation between the reference frequency (fXTO) and the  
VCO center frequency (fVCO) is given by: fVCO = fXTO × 64 = 23.104 MHz × 64 = 1478.656 MHz.  
RF Mixer/Image Filter  
Combined with the antenna, an external LNA provides a first band-path filtering of the signal.  
Atmel’s ATR0610 is recommended for the LNA due to its low noise figure, high linearity and low  
power consumption. The output of the LNA drives a SAW filter, which provides image rejection  
for the mixer and the required isolation to all GSM bands. The output of the SAW filter is fed into  
a highly linear mixer with high conversion gain and excellent noise performance.  
4
ATR0630P1  
4978AS–GPS–12/07  

与ATR0630-EK1相关器件

型号 品牌 描述 获取价格 数据表
ATR0630P1 ATMEL ANTARIS4 Single-chip GPS Receiver

获取价格

ATR0630P1-7KQY ATMEL ANTARIS4 Single-chip GPS Receiver

获取价格

ATR0635 ATMEL ANTARIS4 Single-chip GPS Receiver SuperSense

获取价格

ATR0635_08 ATMEL ANTARIS4 Single-chip GPS Receiver SuperSense

获取价格

ATR0635-7KQY ATMEL ANTARIS4 Single-chip GPS Receiver SuperSense

获取价格

ATR0635-DK1 ATMEL ANTARIS4 Single-chip GPS Receiver SuperSense

获取价格