Datasheet > AT1003S16

AT1003S16

更新时间： 2024-10-31 22:05:55

品牌	Logo	应用领域
POSEICO		栅极
页数	文件大小	规格书
4页	47K
描述
PHASE CONTROL THYRISTOR

阅读下载

中文翻译

获取价格

数据手册

如果您发现信息不准确，欢迎纠错

AT1003S16 数据手册

Via N. Lorenzi 8 - I 16152 GENOVA - ITALY

Tel. int. +39/(0)10 6556549 - (0)10 6556488

Fax Int. +39/(0)10 6442510

Ansaldo Trasporti s.p.a.

Unita' Semiconduttori

ANSALDO

Tx 270318 ANSUSE I -

PHASE CONTROL THYRISTOR AT1003

Repetitive voltage up to

Mean on-state current

1600 V

1650 A

26.9 kA

Surge current

FINAL SPECIFICATION

feb 97 - ISSUE : 03

[°C]

Symbol

Characteristic

Conditions

Value

Unit

BLOCKING

V RRM

V RSM

V DRM

I RRM

I DRM

Repetitive peak reverse voltage

Non-repetitive peak reverse voltage

Repetitive peak off-state voltage

Repetitive peak reverse current

Repetitive peak off-state current

125 1600

125 1700

125 1600

V=VRRM

V=VDRM

125

CONDUCTING

I T (AV)

I TSM

I² t

Mean on-state current

Surge on-state current

I² t

180° sin, 50 Hz, Th=55°C, double side cooled

180° sin, 50 Hz, Tc=85°C, double side cooled

sine wave, 10 ms

1650

1345

125

26.9

without reverse voltage

3618 x1E3

1.45

A²s

V T

On-state voltage

On-state current = 2900 A

V T(TO)

r T

Threshold voltage

On-state slope resistance

125

0.82

125 0.200

mohm

SWITCHING

di/dt

dv/dt

Critical rate of rise of on-state current, min. From 75% VDRM up to 1500 A, gate 10V 5ohm 125

200

500

A/µs

V/µs

µs

Critical rate of rise of off-state voltage, min. Linear ramp up to 70% of VDRM

125

Gate controlled delay time, typical

Circuit commutated turn-off time, typical

Reverse recovery charge

VD=100V, gate source 25V, 10 ohm , tr=.5 µs

dV/dt = 20 V/µs linear up to 75% VDRM

di/dt=-20 A/µs, I= 800 A

VR= 50 V

250

µs

Q rr

I rr

I H

125

µC

Peak reverse recovery current

Holding current, typical

VD=5V, gate open circuit

VD=5V, tp=30µs

300

700

I L

Latching current, typical

GATE

V GT

Gate trigger voltage

VD=5V

3.5

300

0.25

I GT

Gate trigger current

VD=5V

V GD

V FGM

Non-trigger gate voltage, min.

Peak gate voltage (forward)

Peak gate current

VD=VDRM

125

FGM

V RGM

P GM

P G

Peak gate voltage (reverse)

Peak gate power dissipation

Average gate power dissipation

Pulse width 100 µs

150

MOUNTING

R th(j-h)

Thermal impedance, DC

Thermal impedance

Junction to heatsink, double side cooled

Case to heatsink, double side cooled

°C/kW

R th(c-h)

T j

Operating junction temperature

Mounting force

-30 / 125

18.0 / 20.0

500

°C

Mass

ORDERING INFORMATION : AT1003 S 16

VDRM&VRRM/100

standard specification

12 3 4

中文翻译

下载PDF

与AT1003S16相关器件

型号	品牌	获取价格	描述	数据表
AT1004	POSEICO	获取价格	PHASE CONTROL THYRISTOR
AT1004S16	POSEICO	获取价格	PHASE CONTROL THYRISTOR
AT1005	POSEICO	获取价格	PHASE CONTROL THYRISTOR
AT1005S18	POSEICO	获取价格	PHASE CONTROL THYRISTOR
AT1006	MURATA	获取价格	Consumer Circuit, MODULE, SMT-6
AT-1006	HRS	获取价格	High Power Fixed Attenuators (Radiator built-in)
AT-1006(40)	HRS	获取价格	Fixed Attenuator, 0MHz Min, 8000MHz Max, ROHS COMPLIANT PACKAGE
AT1007	POSEICO	获取价格	PHASE CONTROL THYRISTOR
AT1007S24	POSEICO	获取价格	PHASE CONTROL THYRISTOR
AT100N15S	ANBON	获取价格	TO-220AB

与AT1003S16相关文章

三星深化印度制造布局，供应链本地化进程加速
2024-10-29

22
芯擎科技“星辰一号”自动驾驶芯片点亮成功，2025年量产在即
2024-10-29

23
纳微科技震撼发布GaNSlim革新氮化镓功率芯片
2024-10-18

46
意法半导体发布第四代SiC技术，助力电动汽车电驱
2024-10-15

54

产品中心

服务支持

精选活动

关于我们

帮助中心

AT1003S16

AT1003S16 数据手册

与AT1003S16相关器件

与AT1003S16相关文章

您还可以找

产品中心

服务支持

精选活动

关于我们

帮助中心

AT1003S16

AT1003S16 数据手册

与AT1003S16相关器件

与AT1003S16相关文章

您还可以找

您在本页遇到什么问题？