Datasheet > ASM3P622S00B

ASM3P622S00B

更新时间： 2024-01-26 09:42:12

品牌	Logo	应用领域
PULSECORE		/
页数	文件大小	规格书
16页	712K
描述
Low Frequency Timing-Safe™ Peak EMI reduction IC

阅读下载

中文翻译

获取价格

数据手册

如果您发现信息不准确，欢迎纠错

ASM3P622S00B 数据手册

May 2007

rev 0.4

ASM3P622S00A/B/J/E/K

Low Frequency Timing-Safe™ Peak EMI reduction IC

General Features

one reference input and drives out one low-skew clock.

•

Low Frequency Clock distribution with Timing-

All parts have on-chip PLLs that lock to an input clock on

the XIN/CLKIN pin. The PLL feedback is on-chip and is

obtained from the CLKOUT pad, internal to the device.

Safe™ Peak EMI Reduction

•

Input frequency range: 4MHz - 20MHz

Zero input - output propagation delay

Low-skew outputs

Multiple ASM3P622S00E/K devices can accept the same

input clock and distribute it. In this case, the skew between

the outputs of the two devices is guaranteed to be less than

700pS.

• Output-output skew less than 250pS

• Device-device skew less than 700pS

Less than 200pS cycle-to-cycle jitter

Available in 16pin, 150mil SOIC, 4.4mm TSSOP

(ASM3P622S00E/K), and in 8pin, 150 mil SOIC,

4.4mm TSSOP Packages (ASM3P622S00A/B/J)

3.3V Operation

Industrial temperature range

Advanced CMOS technology

The First True Drop-in Solution

•

All outputs have less than 200pS of Cycle-to-cycle jitter.

The input and output propagation delay is guaranteed to be

less than ±350pS, and the output-to-output skew is

guaranteed to be less than 250pS.

•

Refer “Spread Spectrum Control and Input-Output Skew

Functional Description

Table”

for deviations and Input-Output Skew for

ASM3P622S00A/B/J and ASM3P622S00E/K devices

ASM3P622S00A/B/J/E/K is a versatile, 3.3V Zero-delay

buffer designed to distribute low frequency Timing-Safe™

clocks with Peak EMI reduction. ASM3P622S00E/K

accepts one reference input and drives out eight low-skew

The ASM3P622S00A/B/J and ASM3P622S00E/K are

available in two different packages, as shown in the

ordering information table.

clocks. It is available in

16pin Package. The

ASM3P622S00A/B/J is the eight-pin version and accepts

V_DD

SSON

SS%

Block Diagram

PLL

Modulation

XIN/CLKIN

XOUT

Reference

Divider

Crystal

Oscillator

Feedforward

Divider

Phase

Loop

Filter

VCO

Detector

Feedback

Divider

CLKOUT

GND

PulseCore Semiconductor Corporation

1715 S. Bascom Ave Suite 200 Campbell, CA 95008 • Tel: 408-879-9077 • Fax: 408-879-9018

www.pulsecoresemi.com

Notice: The information in this document is subject to change without notice.

12 3 4 5 6 7...16

中文翻译

下载PDF

与ASM3P622S00B相关器件

型号	品牌	获取价格	描述	数据表
ASM3P622S00BF-08-SR	PULSECORE	获取价格	Low Frequency Timing-Safe™ Peak EMI reduction
ASM3P622S00BF-08-ST	PULSECORE	获取价格	Low Frequency Timing-Safe™ Peak EMI reduction
ASM3P622S00BF-08-TR	PULSECORE	获取价格	Low Frequency Timing-Safe™ Peak EMI reduction
ASM3P622S00BF-08-TT	PULSECORE	获取价格	Low Frequency Timing-Safe™ Peak EMI reduction
ASM3P622S00BG-08-SR	PULSECORE	获取价格	Low Frequency Timing-Safe™ Peak EMI reduction
ASM3P622S00BG-08-ST	PULSECORE	获取价格	Low Frequency Timing-Safe™ Peak EMI reduction
ASM3P622S00BG-08-TR	PULSECORE	获取价格	Low Frequency Timing-Safe™ Peak EMI reduction
ASM3P622S00BG-08-TT	PULSECORE	获取价格	Low Frequency Timing-Safe™ Peak EMI reduction
ASM3P622S00E	PULSECORE	获取价格	Low Frequency Timing-Safe™ Peak EMI reduction
ASM3P622S00EF-16-SR	PULSECORE	获取价格	Low Frequency Timing-Safe™ Peak EMI reduction

与ASM3P622S00B相关文章

SL74HC10N：高性能三输入与非门解析
2024-09-03

44
AIC1781A 电池充电控制器深度解析
2024-09-03

32
Pickering新高压舌簧继电器亮相汽车测试博览会
2024-08-26

70
采用MCU+MPU双处理器架构实现的创新应用设计探索
2024-08-23

78

产品中心

服务支持

精选活动

关于我们

帮助中心

ASM3P622S00B

ASM3P622S00B 数据手册

与ASM3P622S00B相关器件

与ASM3P622S00B相关文章

您还可以找

产品中心

服务支持

精选活动

关于我们

帮助中心

ASM3P622S00B

ASM3P622S00B 数据手册

与ASM3P622S00B相关器件

与ASM3P622S00B相关文章

您还可以找

您在本页遇到什么问题？