5秒后页面跳转
AS9C25256M2036L-250PC PDF预览

AS9C25256M2036L-250PC

更新时间: 2024-11-17 22:50:15
品牌 Logo 应用领域
ALSC 存储内存集成电路静态存储器
页数 文件大小 规格书
30页 1109K
描述
2.5V 256/128K X 36 Synchronous Dual-port SRAM with 3.3V or 2.5V interface

AS9C25256M2036L-250PC 数据手册

 浏览型号AS9C25256M2036L-250PC的Datasheet PDF文件第2页浏览型号AS9C25256M2036L-250PC的Datasheet PDF文件第3页浏览型号AS9C25256M2036L-250PC的Datasheet PDF文件第4页浏览型号AS9C25256M2036L-250PC的Datasheet PDF文件第5页浏览型号AS9C25256M2036L-250PC的Datasheet PDF文件第6页浏览型号AS9C25256M2036L-250PC的Datasheet PDF文件第7页 
September 2004  
Preliminary Information  
AS9C25256M2036L  
AS9C25128M2036L  
®
2.5V 256/128K X 36 Synchronous Dual-port SRAM with 3.3V or 2.5V interface  
Features  
Interrupt and Collision Detection Features  
2.5 V power supply for the core  
LVTTL compatible, selectable 3.3V or  
2.5V power supply for I/Os, addresses,  
clock and control signals on each port  
Snooze modes for each port for standby  
operation  
15mA typical standby current in power  
down mode  
Available in 256-pin Ball Grid Array  
(BGA), 208-pin Plastic Quad Flatpack  
(PQFP) and 208-pin fine pitch Ball Grid  
Array (fpBGA)  
True Dual-Port memory cells that allow simulta-  
neous access of the same memory location  
[1]  
Organisation: 262,144/131,072 x 36  
Fully Synchronous, independent operation on  
both ports  
Selectable Pipeline or Flow-Through output  
mode  
Fast clock speeds in Pipeline output mode: 250  
MHz operation (18Gbps bandwidth)  
Fast clock to data access: 2.8ns for Pipeline out-  
put mode  
Asynchronous output enable control  
Fast OE access times: 2.8ns  
Double Cycle Deselect (DCD) for Pipeline Out-  
put Mode  
Supports JTAG features compliant with  
IEEE 1149.1  
[1]  
18/17 -bit counter with Increment, Hold and  
Repeat features on each port  
Dual Chip enables on both ports for easy depth  
expansion  
Note:  
1. AS9C25256M2036L/AS9C25128M2036L  
Selection guide  
Feature  
-250  
4
-200  
5
-166  
6
-133  
7.5  
133  
4.2  
83  
Units  
ns  
Minimum cycle time  
Maximum Pipeline clock frequency  
Maximum Pipeline clock access time  
Maximum flow-through clock frequency  
Maximum flow-through clock access time  
Maximum operating current  
250  
2.8  
150  
6.5  
TBD  
18  
200  
3.4  
133  
7.5  
350  
18  
166  
3.6  
100  
10  
MHz  
ns  
MHz  
ns  
12  
300  
18  
260  
18  
mA  
mA  
Maximum snooze mode current  
9/30/04; v.1.3  
Alliance Semiconductor  
P. 1 of 30  
Copyright © Alliance Semiconductor. All rights reserved.  

与AS9C25256M2036L-250PC相关器件

型号 品牌 获取价格 描述 数据表
AS9C25256M2036L-250PI ALSC

获取价格

2.5V 256/128K X 36 Synchronous Dual-port SRAM with 3.3V or 2.5V interface
AS9C25512M2018L ALSC

获取价格

2.5V 512/256K x 18 Synchronous Dual-port SRAM with 3.3V or 2.5V interface
AS9C25512M2018L-133BC ALSC

获取价格

2.5V 512/256K x 18 Synchronous Dual-port SRAM with 3.3V or 2.5V interface
AS9C25512M2018L-133BI ALSC

获取价格

2.5V 512/256K x 18 Synchronous Dual-port SRAM with 3.3V or 2.5V interface
AS9C25512M2018L-133FC ALSC

获取价格

2.5V 512/256K x 18 Synchronous Dual-port SRAM with 3.3V or 2.5V interface
AS9C25512M2018L-133FI ALSC

获取价格

2.5V 512/256K x 18 Synchronous Dual-port SRAM with 3.3V or 2.5V interface
AS9C25512M2018L-133TC ALSC

获取价格

2.5V 512/256K x 18 Synchronous Dual-port SRAM with 3.3V or 2.5V interface
AS9C25512M2018L-133TI ALSC

获取价格

2.5V 512/256K x 18 Synchronous Dual-port SRAM with 3.3V or 2.5V interface
AS9C25512M2018L-166BC ALSC

获取价格

2.5V 512/256K x 18 Synchronous Dual-port SRAM with 3.3V or 2.5V interface
AS9C25512M2018L-166BI ALSC

获取价格

2.5V 512/256K x 18 Synchronous Dual-port SRAM with 3.3V or 2.5V interface