5秒后页面跳转
AS7C33256PFD36A-100BI PDF预览

AS7C33256PFD36A-100BI

更新时间: 2022-12-01 20:51:00
品牌 Logo 应用领域
ALSC 静态存储器
页数 文件大小 规格书
14页 584K
描述
Standard SRAM, 256KX36, 12ns, CMOS, PBGA119, 14 X 20 MM, BGA-119

AS7C33256PFD36A-100BI 数据手册

 浏览型号AS7C33256PFD36A-100BI的Datasheet PDF文件第5页浏览型号AS7C33256PFD36A-100BI的Datasheet PDF文件第6页浏览型号AS7C33256PFD36A-100BI的Datasheet PDF文件第7页浏览型号AS7C33256PFD36A-100BI的Datasheet PDF文件第9页浏览型号AS7C33256PFD36A-100BI的Datasheet PDF文件第10页浏览型号AS7C33256PFD36A-100BI的Datasheet PDF文件第11页 
AS7C33256PFD32A  
AS7C33256PFD36A  
®
Timing characteristics over operating range  
–166  
–150  
–133  
–100  
Parameter  
Clock frequency  
Symbol Min Max Min Max Min Max Min Max Unit Notes1  
fMax  
tCYC  
6
166  
150  
133  
100 MHz  
Cycle time (pipelined mode)  
6.6  
10  
-
7.5  
12  
-
10  
12  
-
ns  
ns  
Cycle time (flow-through mode)  
tCYCF  
10  
-
Clock access time (pipelined mode)- 3.3V VDDQ  
t
CD 3.3V  
3.5  
4.0  
9
3.8  
4.3  
10  
3.8  
4.0  
4.5  
10  
4.0  
5.0 ns  
5.0 ns  
12 ns  
5.0 ns  
Clock access time (pipelined mode)- 2.5V VDDQ tCD 2.5V  
-
-
-
-
Clock access time (flow-through mode)  
Output enable LOW to data valid  
Clock HIGH to output Low Z  
Data output invalid from clock HIGH  
Output enable LOW to output Low Z  
Output enable HIGH to output High Z  
Clock HIGH to output High Z  
Output enable HIGH to invalid output  
Clock HIGH pulse width  
tCDF  
tOE  
tLZC  
tOH  
3.5  
0
0
0
0
ns 2,3,4  
ns  
ns 2,3,4  
1.5  
0
1.5  
0
1.5  
0
1.5  
0
2
tLZOE  
tHZOE  
tHZC  
tOHOE  
tCH  
3.5  
3.5  
3.8  
3.8  
4.0  
4.0  
4.5 ns 2,3,4  
5.0 ns 2,3,4  
0
0
0
0
ns  
ns  
ns  
ns  
ns  
ns  
ns  
ns  
ns  
ns  
ns  
ns  
ns  
ns  
ns  
ns  
ns  
2.4  
2.4  
1.5  
1.5  
1.5  
1.5  
0.5  
0.5  
0.5  
0.5  
1.5  
1.5  
2.5  
2.5  
1.5  
1.5  
1.5  
1.5  
0.5  
0.5  
0.5  
0.5  
1.5  
1.5  
1.5  
0.5  
0.5  
0.5  
2.5  
2.5  
1.5  
1.5  
1.5  
1.5  
0.5  
0.5  
0.5  
0.5  
1.5  
1.5  
1.5  
0.5  
0.5  
0.5  
3.5  
3.5  
2.0  
2.0  
2.0  
2.0  
0.5  
0.5  
0.5  
0.5  
2.0  
2.0  
2.0  
0.5  
0.5  
0.5  
5
5
Clock LOW pulse width  
tCL  
Address setup to clock HIGH  
Data setup to clock HIGH  
tAS  
6
tDS  
6
Write setup to clock HIGH  
tWS  
6,7  
6,8  
6
Chip select setup to clock HIGH  
Address hold from clock HIGH  
Data hold from clock HIGH  
Write hold from clock HIGH  
Chip select hold from clock HIGH  
ADV setup to clock HIGH  
tCSS  
tAH  
tDH  
6
tWH  
tCSH  
tADVS  
tADSPS  
6,7  
6,8  
6
ADSP setup to clock HIGH  
6
ADSC setup to clock HIGH  
tADSCS 1.5  
tADVH 0.5  
6
ADV hold from clock HIGH  
ADSP hold from clock HIGH  
ADSC hold from clock HIGH  
1 See “notes” on page 12  
6
tADSPH 0.5  
tADSCH 0.5  
6
6
4/15/02; v.1.8  
Alliance Semiconductor  
P. 8 of 14  

与AS7C33256PFD36A-100BI相关器件

型号 品牌 描述 获取价格 数据表
AS7C33256PFD36A-133BC ALSC Standard SRAM, 256KX36, 10ns, CMOS, PBGA119, 14 X 20 MM, BGA-119

获取价格

AS7C33256PFD36A-133BI ALSC Standard SRAM, 256KX36, 10ns, CMOS, PBGA119, 14 X 20 MM, BGA-119

获取价格

AS7C33256PFD36A-133TQC ISSI Standard SRAM, 256KX36, 4ns, CMOS, PQFP100, 14 X 20 MM, TQFP-100

获取价格

AS7C33256PFD36A-133TQC ALSC 3.3V 256K x 32/36 pipelined burst synchronous SRAM

获取价格

AS7C33256PFD36A-133TQCN ALSC 3.3V 256K x 32/36 pipelined burst synchronous SRAM

获取价格

AS7C33256PFD36A-133TQCN ISSI Standard SRAM, 256KX36, 4ns, CMOS, PQFP100, 14 X 20 MM, LEAD FREE, TQFP-100

获取价格