5秒后页面跳转
捷配首页

Datasheet > 存储 > SRAM> AS7C251MNTD36A-133TQI
AS7C251MNTD36A-133TQI PDF预览

AS7C251MNTD36A-133TQI

更新时间： 2024-01-30 15:43:32
品牌 Logo 应用领域
ALSC 存储内存集成电路静态存储器时钟
页数 文件大小 规格书
18页 436K
描述
2.5V 1M x 32/36 Pipelined SRAM with NTD

阅读下载

中文翻译

获取价格

AS7C251MNTD36A-133TQI 技术参数

是否无铅： 不含铅是否Rohs认证： 符合
生命周期：Obsolete零件包装代码：QFP
包装说明：LQFP,针数：100
Reach Compliance Code：compliantECCN代码：3A991.B.2.A
HTS代码：8542.32.00.41风险等级：5.38
最长访问时间：3.8 ns其他特性：PIPELINED ARCHITECTURE
JESD-30 代码：R-PQFP-G100JESD-609代码：e3
长度：20 mm内存密度：37748736 bit
内存集成电路类型：ZBT SRAM内存宽度：36
功能数量：1端子数量：100
字数：1048576 words字数代码：1000000
工作模式：SYNCHRONOUS最高工作温度：85 °C
最低工作温度：-40 °C组织：1MX36
封装主体材料：PLASTIC/EPOXY封装代码：LQFP
封装形状：RECTANGULAR封装形式：FLATPACK, LOW PROFILE
并行/串行：PARALLEL峰值回流温度（摄氏度）：245
认证状态：Not Qualified座面最大高度：1.6 mm
最大供电电压 (Vsup)：2.625 V最小供电电压 (Vsup)：2.375 V
标称供电电压 (Vsup)：2.5 V表面贴装：YES
技术：CMOS温度等级：INDUSTRIAL
端子面层：MATTE TIN端子形式：GULL WING
端子节距：0.65 mm端子位置：QUAD
处于峰值回流温度下的最长时间：30宽度：14 mm
Base Number Matches：1

AS7C251MNTD36A-133TQI 数据手册

 浏览型号AS7C251MNTD36A-133TQI的Datasheet PDF文件第3页浏览型号AS7C251MNTD36A-133TQI的Datasheet PDF文件第4页浏览型号AS7C251MNTD36A-133TQI的Datasheet PDF文件第5页浏览型号AS7C251MNTD36A-133TQI的Datasheet PDF文件第7页浏览型号AS7C251MNTD36A-133TQI的Datasheet PDF文件第8页浏览型号AS7C251MNTD36A-133TQI的Datasheet PDF文件第9页 
AS7C251MNTD32A  
AS7C251MNTD36A  
®
Burst order  
Interleaved burst order (LBO = 1)  
A1 A0 A1 A0 A1 A0 A1 A0  
Linear burst order (LBO = 0)  
A1 A0 A1 A0 A1 A0 A1 A0  
Starting address  
First increment  
0 0  
0 1  
0 1  
0 0  
1 1  
1 0  
1 0  
1 1  
0 0  
0 1  
1 1  
1 0  
0 1  
0 0  
Starting Address  
First increment  
0 0  
0 1  
0 1  
1 0  
1 1  
0 0  
1 0  
1 1  
0 0  
0 1  
1 1  
0 0  
0 1  
1 0  
Second increment 1 0  
Third increment 1 1  
Second increment 1 0  
Third increment  
1 1  
Synchronous truth table[5,6,7,8,9,11]  
Address  
CE0 CE1 CE2 ADV/LD R/W  
BWn  
OE CEN source  
CLK  
Operation  
DQ  
High-Z  
High-Z  
High-Z  
High-Z  
Q
Notes  
H
X
X
X
L
X
X
L
X
H
X
X
L
L
L
L
H
L
H
L
H
L
H
L
X
X
X
X
H
X
H
X
L
X
X
X
X
X
X
X
X
L
X
X
X
X
L
L
L
L
L
L
L
L
L
L
L
L
NA  
NA  
NA  
NA  
L to H  
L to H  
L to H  
L to H  
DESELECT Cycle  
DESELECT Cycle  
DESELECT Cycle  
X
H
X
H
X
H
X
H
CONTINUE DESELECT Cycle  
READ Cycle (Begin Burst)  
READ Cycle (Continue Burst)  
1
External L to H  
Next L to H  
X
L
X
L
L
Q
1,10  
2
H
H
X
X
X
External L to H NOP/DUMMY READ (Begin Burst) High-Z  
X
L
X
L
Next L to H DUMMY READ (Continue Burst) High-Z 1,2,10  
External L to H  
WRITE CYCLE (Begin Burst)  
D
D
3
X
L
X
L
X
L
L
Next L to H WRITE CYCLE (Continue Burst)  
1,3,10  
H
External L to H NOP/WRITE ABORT (Begin Burst) High-Z 2,3  
1,2,3,  
X
X
X
H
X
H
X
X
L
Next L to H WRITE ABORT (Continue Burst)  
High-Z  
10  
X
X
X
X
X
X
H
Current L to H  
INHIBIT CLOCK  
-
4
Key: X = Don’t Care, H = HIGH, L = LOW. BWn = H means all byte write signals (BWa, BWb, BWc, and BWd) are HIGH. BWn = L means one or  
more byte write signals are LOW.  
Notes:  
1 CONTINUE BURST cycles, whether READ or WRITE, use the same control inputs. The type of cycle performed (READ or WRITE) is chose in the initial  
BEGIN BURST cycle. A CONINUE DESELECT cycle can only be entered if a DESELECT CYCLE is executed first.  
2 DUMMY READ and WRITE ABORT cycles can be considered NOPs because the device performs no external operation. A WRITE ABORT means a  
WRITE command is given, but no operation is performed.  
3 OE may be wired LOW to minimize the number of control signal to the SRAM. The device will automatically turn off the output drivers during a WRITE  
cycle. OE may be used when the bus turn-on and turn-off times do not meet an application’s requirements.  
4 If an INHIBIT CLOCK command occurs during a READ operation, the DQ bus will remain active (Low-Z). If it occurs during a WRITE cycle, the bus will  
remain in High-Z. No WRITE operations will be performed during the INHIBIT CLOCK cycle.  
5 BWa enables WRITEs to byte “a” (DQa pins); BWb enables WRITEs to byte “b” (DQb pins); BWc enables WRITEs to byte “c” (DQc pins); BWd  
enables WRITEs to byte “d” (DQd pins).  
6 All inputs except OE and ZZ must meet setup and hold times around the rising edge (LOW to HIGH) of CLK.  
7 Wait states are inserted by setting CEN HIGH.  
8 This device contains circuitry that will ensure that the outputs will be in High-Z during power-up.  
9 The device incorporates a 2-bit burst counter. Address wraps to the initial address every fourth BURST CYCLE.  
10 The address counter is incremented for all CONTINUE BURST cycles.  
11 ZZ pin is always Low in this truth table.  
1/17/05, V 1.2  
Alliance Semiconductor  
P. 6 of 18  
1...3456789...18

中文翻译

下载PDF

与AS7C251MNTD36A-133TQI相关器件

型号 品牌 描述 获取价格 数据表
AS7C251MNTD36A-133TQIN ISSI ZBT SRAM, 1MX36, 3.8ns, CMOS, PQFP100, 14 X 20 MM, LEAD-FREE, TQFP-100

获取价格
AS7C251MNTD36A-133TQIN ALSC 2.5V 1M x 32/36 Pipelined SRAM with NTD

获取价格
AS7C251MNTD36A-166TQC ALSC 2.5V 1M x 32/36 Pipelined SRAM with NTD

获取价格
AS7C251MNTD36A-166TQCN ALSC 2.5V 1M x 32/36 Pipelined SRAM with NTD

获取价格
AS7C251MNTD36A-166TQCN ISSI ZBT SRAM, 1MX36, 3.5ns, CMOS, PQFP100, 14 X 20 MM, LEAD-FREE, TQFP-100

获取价格
AS7C251MNTD36A-166TQI ALSC 2.5V 1M x 32/36 Pipelined SRAM with NTD

获取价格

与AS7C251MNTD36A-133TQI相关文章

您还可以找


热门产品
PCB打样/小批量
铝基板
BOM智能配单
PCBA制造
钣金
精密CNC
模具注塑
薄膜开关
精选活动
PCBA打样特惠
四六层板品质升级
铝基板品质升级
一体化电子制造
DFM下载
服务支持
企业认证
产品展示
工厂展示
工艺能力
积分商城
关于捷配
捷配简介
企业文化
公司动态
人才招聘
联系我们
帮助中心
下单流程
付款流程
开票流程
常见问题
全球PCB制造服务专线 400-613-0088

工作时间：9:00-21:00

CEO邮箱：ceo@jiepei.com

投诉邮箱：tousu@jiepei.com

捷配网-微信公众号 微信公众号
捷配网-微信公众号 抖音公众号
资质认证：
合作快递：
支付方式：
Copyright © 2024 Jiepei.com Inc. All Rights Reserved. 版权所有:杭州捷配信息科技有限公司 浙公网安备 33010502006866号 浙ICP备10014259号-119 营业执照ICP证