5秒后页面跳转
AS4LC2M8S0-12 PDF预览

AS4LC2M8S0-12

更新时间: 2024-02-26 01:16:27
品牌 Logo 应用领域
ALSC 动态存储器
页数 文件大小 规格书
26页 576K
描述
DRAM

AS4LC2M8S0-12 技术参数

是否Rohs认证: 不符合生命周期:Obsolete
零件包装代码:TSOP2包装说明:TSOP2, TSOP44,.46,32
针数:44Reach Compliance Code:unknown
ECCN代码:EAR99HTS代码:8542.32.00.02
风险等级:5.92访问模式:DUAL BANK PAGE BURST
最长访问时间:8.5 ns其他特性:AUTO/SELF REFRESH
最大时钟频率 (fCLK):83 MHzI/O 类型:COMMON
交错的突发长度:1,2,4,8JESD-30 代码:R-PDSO-G44
JESD-609代码:e0长度:18.41 mm
内存密度:16777216 bit内存集成电路类型:SYNCHRONOUS DRAM
内存宽度:8功能数量:1
端口数量:1端子数量:44
字数:2097152 words字数代码:2000000
工作模式:SYNCHRONOUS最高工作温度:70 °C
最低工作温度:组织:2MX8
输出特性:3-STATE封装主体材料:PLASTIC/EPOXY
封装代码:TSOP2封装等效代码:TSOP44,.46,32
封装形状:RECTANGULAR封装形式:SMALL OUTLINE, THIN PROFILE
峰值回流温度(摄氏度):240电源:3.3 V
认证状态:Not Qualified刷新周期:4096
座面最大高度:1.2 mm自我刷新:YES
连续突发长度:1,2,4,8,FP最大待机电流:0.002 A
子类别:DRAMs最大压摆率:0.11 mA
最大供电电压 (Vsup):3.6 V最小供电电压 (Vsup):3 V
标称供电电压 (Vsup):3.3 V表面贴装:YES
技术:CMOS温度等级:COMMERCIAL
端子面层:Tin/Lead (Sn/Pb)端子形式:GULL WING
端子节距:0.8 mm端子位置:DUAL
处于峰值回流温度下的最长时间:NOT SPECIFIED宽度:10.16 mm
Base Number Matches:1

AS4LC2M8S0-12 数据手册

 浏览型号AS4LC2M8S0-12的Datasheet PDF文件第19页浏览型号AS4LC2M8S0-12的Datasheet PDF文件第20页浏览型号AS4LC2M8S0-12的Datasheet PDF文件第21页浏览型号AS4LC2M8S0-12的Datasheet PDF文件第23页浏览型号AS4LC2M8S0-12的Datasheet PDF文件第24页浏览型号AS4LC2M8S0-12的Datasheet PDF文件第25页 
$67/&50;63  
$67/&404963  
                                            
                                            
                                             
                                             
                                             
                                             
                                              
                                              
                                               
                                               
                                               
                                               
                                                
                                                
                                                                                                                                          
                                                                                                                                          
                                                 
                                                 
                                                 
                                                 
                                                  
                                                  
                                                  
                                                  
                                                   
                                                   
                                                   
                                                   
                                                    
                                                    
                                                     
                                                     
                                                     
                                                     
                                                     
                                                     
                                                      
                                                      
$GYDQFH#LQIRUPDWLRQ  
®
,QWHUOHDYHG#EDQN#UHDG#ZDYHIRUP  
+%/# #;/#&/# #6,#  
CLK  
CS  
tRC  
tRC  
tRC  
RAS  
tRAS  
tRP  
tRAS  
tRP  
tRAS  
tRP  
CAS  
WE  
A11  
tRCD  
tRCD  
tRCD  
A10  
RA  
a
RB  
RA  
b
c
A9  
RB  
RA  
CB  
RA  
CA  
c
CA  
b
b
a
c
a
DQM  
CKE  
DQ  
QA QA QA QA QA QA QA QB QB  
QB QB QB QB  
QA  
QA  
c1  
a0  
a1  
a2  
a3  
a4  
a5  
a6  
b0  
b1  
b4  
b5  
b6  
b7  
c0  
Precharge  
Active  
Read  
Bank A:  
Bank B:  
Active  
Read  
Precharge  
Active  
Read  
Precharge  
,QWHUOHDYHG#EDQN#UHDG#ZDYHIRUP  
+%/# #;/#&/# #6/#$XWRSUHFKDUJH,#  
CLK  
tRC  
CS  
tRC  
RAS  
tRAS  
tRP  
tRAS  
tRAS  
tRP  
CAS  
WE  
A11  
tRCD  
tRCD  
tRCD  
RA  
RB  
RA  
c
a
b
A10  
RA  
CA  
RB  
CA  
RA  
CA  
c
a
a
b
b
c
A9  
DQM  
CKE  
DQ  
QA QA QA QA QA QA QA QA QB QB  
QB QB QB  
QA  
QA  
c0  
a0  
a1  
a2  
a3  
a4  
a5  
a6  
a7  
b0  
b1  
b4  
b5  
b6  
c0  
tRRD  
tRRD  
Bank A Active  
Bank B  
Read  
AP  
Read  
Active  
Read  
Active  
AP  
AP = internal precharge begins  
9:5  
$//,$1&(#6(0,&21'8&725  
','#440633330$1#6264233  

与AS4LC2M8S0-12相关器件

型号 品牌 描述 获取价格 数据表
AS4LC2M8S0-12TC ALSC Synchronous DRAM, 2MX8, 8.5ns, CMOS, PDSO44, 0.400 INCH, PLASTIC, TSOP2-44

获取价格

AS4LC2M8S0-15TC ETC x8 SDRAM

获取价格

AS4LC2M8S0-7TC ALSC 3.3V 2M × 8/1M × 16 CMOS synchronous DRAM

获取价格

AS4LC2M8S0-8 ALSC DRAM

获取价格

AS4LC2M8S0-8TC ALSC 3.3V 2M × 8/1M × 16 CMOS synchronous DRAM

获取价格

AS4LC2M8S1 ALSC 3.3V 2M x 8/1M x 16 CMOS synchronous DRAM

获取价格