5秒后页面跳转
AS4C1M16F5 PDF预览

AS4C1M16F5

更新时间: 2022-11-24 21:43:16
品牌 Logo 应用领域
其他 - ETC 动态存储器
页数 文件大小 规格书
21页 475K
描述
5V 1M X 16 CMOS DRAM

AS4C1M16F5 数据手册

 浏览型号AS4C1M16F5的Datasheet PDF文件第4页浏览型号AS4C1M16F5的Datasheet PDF文件第5页浏览型号AS4C1M16F5的Datasheet PDF文件第6页浏览型号AS4C1M16F5的Datasheet PDF文件第8页浏览型号AS4C1M16F5的Datasheet PDF文件第9页浏览型号AS4C1M16F5的Datasheet PDF文件第10页 
AS4C1M16F5  
®
Notes  
1
2
3
I
, I , and I  
are dependent on frequency.  
CC1 CC3  
CC4  
I
and I  
depend on output loading. Specified values are obtained with the output open.  
CC1  
CC4  
An initial pause of 200 µs is required after power-up followed by any 8 RAS cycles before proper device operation is achieved. In the case of an internal  
refresh counter, a minimum of 8 CAS-before-RAS initialization cycles instead of 8 RAS cycles are required. 8 initialization cycles are required after  
extended periods of bias without clocks (greater than 8 ms).  
4
AC Characteristics assume t = 2 ns. All AC parameters are measured with a load equivalent to two TTL loads and 100 pF, V (min) GND and V  
IH  
T
IL  
(max) V  
.
CC  
5
6
V
(min) and V (max) are reference levels for measuring timing of input signals. Transition times are measured between V and V .  
IH  
IL  
IH  
IL  
Operation within the t  
(max) limit insures that t  
(max) can be met. t  
(max) is specified as a reference point only. If t  
is greater than the  
RCD  
RAC  
RCD  
RCD  
specified t  
(max) limit, then access time is controlled exclusively by t  
.
CAC  
RCD  
7
Operation within the t  
(max) limit insures that t  
(max) can be met. t (max) is specified as a reference point only. If t  
RAD  
is greater than the  
RAD  
RAC  
RAD  
specified t  
(max) limit, then access time is controlled exclusively by t .  
AA  
RAD  
8
Assumes three state test load (5 pF and a 380 Thevenin equivalent).  
Either t or t must be satisfied for a read cycle.  
9
RCH  
RRH  
10  
t
(max) defines the time at which the output achieves the open circuit condition; it is not referenced to output voltage levels. t  
is referenced from  
OFF  
OFF  
rising edge of RAS or CAS, whichever occurs last.  
t , t , t , t and t are not restrictive operating parameters. They are included in the datasheet as electrical characteristics only.  
WCS WCH RWD CWD  
11  
AWD  
If tWS t (min) and tWH t (min), the cycle is an early write cycle and data out pins will remain open circuit, high impedance, throughout the  
WS  
WH  
cycle. If tRWD t  
(min), t  
t  
(min) and tAWD t  
(min), the cycle is a read-write cycle and the data out will contain data read from the  
RWD  
CWD  
CWD  
AWD  
selected cell. If neither of the above conditions is satisfied, the condition of the data out at access time is indeterminate.  
12 These parameters are referenced to CAS leading edge in early write cycles and to WE leading edge in read-write cycles.  
13 Access time is determined by the longest of t or t or t  
CAA  
CAC  
CPA  
14  
tASC t to achieve t (min) and t (max) values.  
CP PC CPA  
15 These parameters are sampled and not 100% tested.  
16 These characteristics apply to AS4C1M16F5 5V devices.  
AC test conditions  
- Access times are measured with output reference levels  
of VOH = 2.4V and VOL = 0.4V,  
+5V  
V
IH = 2.4V and VIL = 0.8V  
R1 = 828Ω  
- Input rise and fall times: 2 ns  
Dout  
100 pF*  
R2 = 295Ω  
*including scope  
and jig capacitance  
GND  
Figure A: Equivalent output load  
Falling input  
Key to switching waveforms  
Rising input  
Undefined output/don’t care  
4/11/01; v.0.9.1  
Alliance Semiconductor  
P. 7 of 21  

与AS4C1M16F5相关器件

型号 品牌 描述 获取价格 数据表
AS4C1M16F5-45JC ALSC Fast Page DRAM, 1MX16, 45ns, CMOS, PDSO42, 0.400 INCH, PLASTIC, SOJ-42

获取价格

AS4C1M16F5-45TC ALSC Fast Page DRAM, 1MX16, 45ns, CMOS, PDSO44, 0.400 INCH, TSOP2-50/44

获取价格

AS4C1M16F5-50JC ETC 5V 1M X 16 CMOS DRAM

获取价格

AS4C1M16F5-50JI ETC 5V 1M X 16 CMOS DRAM

获取价格

AS4C1M16F5-50TC ETC 5V 1M X 16 CMOS DRAM

获取价格

AS4C1M16F5-50TI ETC 5V 1M X 16 CMOS DRAM

获取价格