Datasheet > APL5934DKAI-TRG

APL5934DKAI-TRG

更新时间： 2024-02-15 10:15:16

品牌	Logo	应用领域
茂达 - ANPEC		输出元件调节器
页数	文件大小	规格书
24页	527K
描述
3A, Ultra Low Dropout (0.23V Typical) Linear Regulator

阅读下载

获取价格

技术参数
数据手册

如果您发现信息不准确，欢迎纠错

APL5934DKAI-TRG 技术参数

是否Rohs认证：	符合	生命周期：	Active
Reach Compliance Code：	compliant	风险等级：	5.69
JESD-609代码：	e3	峰值回流温度（摄氏度）：	NOT SPECIFIED
调节器类型：	ADJUSTABLE POSITIVE SINGLE OUTPUT LDO REGULATOR	端子面层：	Matte Tin (Sn)
处于峰值回流温度下的最长时间：	NOT SPECIFIED	Base Number Matches：	1

APL5934DKAI-TRG 数据手册

APL5934

Pin Description

NO.

TDFN3x3-10

FUNCTION

SOP-8P

TDFN2x2-8

APL5934E

NAME

APL5934B/D APL5934/C APL5934B/D APL5934/C

Ground pin of the circuitry.

GND

All voltage levels are measured with

respect to this pin.

Voltage Feedback Pin. Connecting this pin

to an external resistor divider receives the

feedback voltage of the regulator.

Output pin of the regulator. Connecting

this pin to load and output capacitors

(10mF at least) is required for stability and

improving transient response. The output

voltage

programmed

the

3,4

1,2,3

3,4,5

1,2

VOUT

resistor-divider connected to FB pin. The

VOUT can provide 3A (max.) load current

to loads. During shutdown, the output

voltage is quickly discharged by an

internal pull-low MOSFET.

Main supply input pin for voltage

conversions.

decoupling capacitor

(³ 10mF recommended)

is usually

7,8,9

6,7,8

6,7

VIN

connected near this pin to filter the voltage

noise and improve transient response.

The voltage on this pin is monitored for

Power-On-Reset purpose.

Bias voltage input pin for internal control

circuitry. Connect this pin to a voltage

source (+5V recommende-

VCNTL

d). A decoupling capacitor (0.1mF typical)

is usually connected near this pin to filter

the voltage noise. The voltage at this pin is

m onitored for Power-On-Reset purpose.

Power-OK signal output pin. This pin is an

open-drain output used to indicate the

status of output voltage by sensing FB

voltage. This pin is pulled low when output

voltage is not within the Power-OK voltage

window.

POK

Active-high enable control pin. Applying

and holding the voltage on this pin below

the enable voltage threshold shuts down

the output. When re-enabled, the IC

undergoes a new soft-start process. When

leave this pin open, an internal pull-up/low

current (3mA typical) pulls the EN voltage

and enables/shuts down the regulator.

GND

No Connection.

Ground pin of the circuitry. Connect the

exposed pad to the system ground plan

with large copper area for dissipating heat

into the ambient air.

Exposed Pad

Exposed Pad Exposed Pad Exposed Pad

Connect this pad to system VIN or ground

plane for good thermal conductivity.

Exposed Pad

www.anpec.com.tw

Rev. A.6 - Apr., 2018

1...4 5 678 9 10...24

下载PDF

与APL5934DKAI-TRG相关器件

型号	品牌	描述	获取价格	数据表
APL5934DQBI-TRG	ANPEC	3A, Ultra Low Dropout (0.23V Typical) Linear Regulator	获取价格
APL5934EKAI-TRG	ANPEC	3A, Ultra Low Dropout (0.23V Typical) Linear Regulator	获取价格
APL5934EQBI-TRG	ANPEC	3A, Ultra Low Dropout (0.23V Typical) Linear Regulator	获取价格
APL5934KAI-TRG	ANPEC	3A, Ultra Low Dropout (0.23V Typical) Linear Regulator	获取价格
APL5934QBI-TRG	ANPEC	3A, Ultra Low Dropout (0.23V Typical) Linear Regulator	获取价格
APL5940	ANPEC	4A, Ultra Low Dropout (0.30V Typical) Linear Regulator	获取价格

与APL5934DKAI-TRG相关文章

STM32H743技术深度剖析与应用案例探索
2024-05-30

15
LM321中文资料解析：引脚功能介绍、技术特点、技术特性分析
2024-05-30

15
74HC14芯片资料介绍：性能特性分析、引脚介绍
2024-05-30

13
LM1875芯片手册：功放参数分析、引脚说明、电路设计要点
2024-05-30

10

产品中心

服务支持

精选活动

关于我们

帮助中心

APL5934DKAI-TRG

APL5934DKAI-TRG 技术参数

APL5934DKAI-TRG 数据手册

与APL5934DKAI-TRG相关器件

与APL5934DKAI-TRG相关文章

您还可以找

产品中心

服务支持

精选活动

关于我们

帮助中心

APL5934DKAI-TRG

APL5934DKAI-TRG 技术参数

APL5934DKAI-TRG 数据手册

与APL5934DKAI-TRG相关器件

与APL5934DKAI-TRG相关文章

您还可以找

您在本页遇到什么问题？