Datasheet > AN2635

AN2635

更新时间： 2022-04-23 23:00:11

品牌	Logo	应用领域
飞思卡尔 - FREESCALE		闪存
页数	文件大小	规格书
36页	149K
描述
On-Chip FLASH Programming Routines

阅读下载

中文翻译

获取价格

数据手册

如果您发现信息不准确，欢迎纠错

AN2635 数据手册

On-Chip Routines Source Code

;* is not served within a proper period in the user software.

;*********************************************************************

ERARNGE:

lda

and

bne

sei

pshx

CTRLBYT

#$BF

Finish

;if CTRLBYT is not either $40 or

; $00, the operation is skipped

;block interrupts during erase

;temp save addr(lo) to free up X

ERAstep1:

lda

#mERASE

brclr MASSBIT,CTRLBYT,PageErase

;if MASSBIT is set in the CTRLBYT,

; sets MASS and ERASE bits in A

ora

sta

#mMASS

FLCR

PageErase:

;[..w.]

(Erase Algo Step 1)

; set ERASE only, or MASS and ERASE

ERAstep2:

ERAstep3:

lda

sta

FLBPR

;[4]

(Erase Algo Step 2)

;[.w]

(Erase Algo Step 3)

;latch addr for Flash page or block

ERAstep4:

ERAstep5:

lda

dbnza

CPUSPD

;[3] delay Tnvs (Erase Algo Step 4)

;[3+(3*A)]

lda

ora

sta

FLCR

#mHVEN

FLCR

;[4] leave MASS and ERASE as is

;[2] set HVEN

;[..w.]

(Erase Algo Step 5)

ERAstep6:

;delay Terase

(Erase Algo Step 6)

;slit up to allow COP service

;[2] initialize Loop Counter

;[2] Loop Count on stack for calcs

; using ' dec 1,sp' instruction

lda

psha

#LoopErase

ServiceCOP: sta

COPCTL

#TERASE

CPUSPD

DELNUS

1,sp

;[4] service COP

;[2] about 200us delay

;[3]

;[4+(3*A*X)+5)]

;[5] decrement Loop Counter

;[3] loop if Loop Count not zero

ldx

lda

bsr

dec

bne

ServiceCOP

;* bottom of COP service loop

;* total Terase time = setup from HVEN=1 + loop + overhead to ERASE=0

;* = 5 + (ELOOPS(3*A*X + 26)) + 15

33,180~ @8MHz (Terase=4.148mS)

pula

;[2] deallocate Loop Counter

;

(Erase Algo Step 7)

sta

COPCTL

FLCR

;[4] service COP

ERAstep7:

ERAstep8:

lda

and

;[4]

#{$FF-(mERASE+mMASS)}

;[2] clear ERASE and MASS bits

sta

FLCR

;[..w.]

;[2]

;delay for time Tnvhl

;[3] Tnvhl is used for both

; page and mass erase

(Erase Algo Step 8)

ldx

lda

bsr

#TNVHL

CPUSPD

DELNUS

;[4+(3*A*X)+5)] PAGE and MASS erase

On-Chip FLASH Programming Routines, Rev. 4

Freescale Semiconductor

1...31 32 333435 36

中文翻译

下载PDF

与AN2635相关器件

型号	品牌	获取价格	描述	数据表
AN-264	ADI	获取价格	DYNAMIC CHARACTERISTICS OF TRACKING CONVERTERS BY MARK THOMAS
AN2640K	ETC	获取价格	VHD VIDEO DISC PLAYER CHROMA AND LUMINANCE PROCESSING CIRCUIT
AN265	SILICON	获取价格	2ND-GENERATION PROSLIC㈢ GUI USER’S GUIDE
AN2661NK	ETC	获取价格	TV/Video Signal Processor
AN2662K	PANASONIC	获取价格	Consumer Circuit, Bipolar, PDIP30, 0.400 INCH, SHRINK, PLASTIC, DIP-30
AN2663K	PANASONIC	获取价格	Consumer Circuit, Bipolar, PDIP24, 0.300 INCH, SHRINK, PLASTIC, DIP-24
AN2663S	PANASONIC	获取价格	Consumer Circuit, Bipolar, PDSO24, 0.375 INCH, PLASTIC, SOP-24
AN2684	STMICROELECTRONICS	获取价格	The STEVAL-IFP006V1 demonstration board has been developed
AN26KV32C	TI	获取价格	LOW-VOLTAGE HIGH-SPEED QUADRUPLE DIFFERENTIAL LINE RECEIVER
AN2700000707051B	YAGEO	获取价格	Mobile Station Antenna, 2650MHz Min, 2750MHz Max, 1.2dB Gain